High-Level Synthesis of Fault-Secure Microarchitectures
暂无分享,去创建一个
[1] Jacob A. Abraham,et al. Fault-secure algorithms for multiple-processor systems , 1984, ISCA '84.
[2] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[3] S. S. Ravi,et al. Construction and analysis of fault-secure multiprocessor schedules , 1991, [1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium.
[4] A. Orailoglu,et al. Scheduling with rollback constraints in high-level synthesis of self-recovering ASICs , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.
[5] Parag K. Lala,et al. Fault tolerant and fault testable hardware design , 1985 .
[6] Haidar Harmanani,et al. A data path synthesis method for self-testable designs , 1991, 28th ACM/IEEE Design Automation Conference.
[7] Alice C. Parker,et al. Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Ramesh Karri,et al. Transformation-based high-level synthesis of fault-tolerant ASICs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[9] D. P. Siemwiorek. Architecture of fault-tolerant computers: an historical perspective , 1991 .
[10] Alice C. Parker,et al. The high-level synthesis of digital systems , 1990, Proc. IEEE.