Design and Operation of HTS 1:2 Switch Circuit

A Single flux quantum (SFQ) one-to-two (1:2) switch circuit was designed and fabricated by using YBa2Cu3O7-delta ramp-edge junction technology, and the logic operations were investigated. The circuit parameters were optimized by taking account of an Ic spread and a global Ic shift due to an operation temperature change and insufficient run-to-run reproducibility. In addition, the influence of the parasitic inductance on Ic margins was investigated by simulation. A test circuit including the 1:2 switch circuit was successfully operated at temperatures of 52 K-60 K. Finite dc supply current margins obtained at temperatures of 55 K-60 K were comparable to those determined by the simulation.

[1]  Y. Ishimaru,et al.  Operation of HTS Toggle-Flip-Flop Circuit With Improved Layout Design , 2006, IEEE Transactions on Applied Superconductivity.

[2]  N. Yoshikawa,et al.  Simulation and 18 Gb/s testing of a data-driven self-timed RSFQ demultiplexer , 1999, IEEE Transactions on Applied Superconductivity.

[3]  K. Tanabe,et al.  Observation of Barrier Recrystallization Process and Properties of Ramp-Edge Josephson Junctions with Interface-Modified Barrier , 2002 .

[4]  A.F. Kirichenko High-speed asynchronous data multiplexing/demultiplexing , 1999, IEEE Transactions on Applied Superconductivity.

[5]  G. J. Gerritsma,et al.  Sigma-delta A/D converter in HTS ramp edge technology , 2001 .

[6]  Z. Ivanov,et al.  Voltage divider based on submicron slits in a high Tc superconducting film and two bicrystal grain boundaries , 1995 .

[7]  N. Yoshikawa,et al.  RSFQ multiplexer and demultiplexer , 1999, IEEE Transactions on Applied Superconductivity.

[8]  Keiichi Tanabe,et al.  Development of Thin Film Multilayer Structures with Smooth Surfaces for HTS SFQ Circuits , 2005, IEICE Trans. Electron..

[9]  Y. Ishimaru,et al.  Improvement in reproducibility of multilayer and junction process for HTS SFQ circuits , 2005, IEEE Transactions on Applied Superconductivity.

[10]  Keiichi Tanabe,et al.  Improvement of Critical Current Density Uniformity for Interface-Modified Josephson Junctions in Single Flux Quantum Circuits , 2006 .

[11]  Yoshinobu Tarutani,et al.  Voltage divider operation using high-Tc superconducting interface-engineered Josephson junctions , 2000 .

[12]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[13]  Y. Ishimaru,et al.  Fabrication and logic operation of oxide SFQ-circuit-components , 2005, IEEE Transactions on Applied Superconductivity.

[14]  Keiichi Tanabe,et al.  Design and Operation of HTS SFQ Circuit Elements , 2007, IEICE Trans. Electron..

[15]  K. Char,et al.  Properties of interface-engineered high Tc Josephson junctions , 1997 .

[16]  Y. Ishimaru,et al.  High-temperature operation of oxide SFQ-circuit-elements , 2005, IEEE Transactions on Applied Superconductivity.