Rapid and Accurate Leakage Power Estimation for Nano-CMOS Circuits

This paper addresses the crucial problem of static power reduction for circuits implemented in nano-CMOS technologies. Its solution requires accurate and rapid power estimation, but the known power simulators are not accurate and quick at the same time. The paper proposes and discusses a new rapid and very accurate leakage power estimation method and related simulator. The maximum estimation error of the simulator is within 5%, with an average error of only 0.57%, and run-times in the range of seconds, while for the same circuits HSPICE runs for hours or days.

[1]  Zhanping Chen,et al.  Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[2]  L. Jozwiak,et al.  Static Power Reduction in Nano CMOS Circuits Through an Adequate Circuit Synthesis , 2007, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[3]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[4]  Rajendran Panda,et al.  Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Rung-Bin Lin,et al.  A divide-and-conquer approach to estimating minimum/maximum leakage current , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  C. P. Ravikumar,et al.  Leakage power estimation for deep submicron circuits in an ASIC design environment , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[7]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[8]  Mark C. Johnson,et al.  Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[9]  Mark C. Johnson,et al.  Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Lech Józwiak,et al.  Advanced AI Search Techniques in Modern Digital Circuit Synthesis , 2003, Artificial Intelligence Review.

[11]  Ibrahim N. Hajj,et al.  Maximum leakage power estimation for CMOS circuits , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[12]  Xiaowei Li,et al.  A maximum total leakage current estimation method , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).