A 1.8 ns access, 550 MHz 4.5 Mb CMOS SRAM

High-speed, high-density 4-4.5Mb CMOS cache SRAMs do not have speed comparable to that of a 4.5Mb BiCMOS SRAM. This 4.5Mb CMOS SRAM has access time equivalent to that of a BiCMOS SRAM. Key techniques for achieving this speed are a decoder using source-coupled-logic (SCL) circuits combined with reset circuits, a sense amplifier with nMOS source followers, and a sense-amplifier activation-pulse generator that uses a duplicate memory-cell array.

[1]  Masayoshi Sasaki,et al.  A 9 ns 16 Mb CMOS SRAM with offset reduced current sense amplifier , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  S.-C. Kim,et al.  A 833 Mb/s 2.5 V 4 Mb double data rate SRAM , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[3]  Gilbert Wolrich,et al.  A 300-MHz 64-b quad-issue CMOS RISC microprocessor , 1995 .

[4]  H. Mizuno,et al.  A 1 V 100 MHz 10 mW cache using separated bit-line memory hierarchy and domino tag comparators , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  H. Pilo,et al.  A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 /spl mu/m CMOS process , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  Kunihiko Yamaguchi,et al.  High-speed sensing techniques for ultrahigh-speed SRAMs , 1992 .

[7]  Koichiro Ishibashi,et al.  A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers , 1994 .

[8]  K. Ishibashi,et al.  A 6-ns 4-mb Cmos Sram With Offset-voltage-insensitive Current Sense Amplifiers , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[9]  T. Tokuda,et al.  A 300 MHz dual port graphics RAM using port swap architecture , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  K. Ishibashi,et al.  A 2 ns access, 285 MHz, two-port cache macro using double global bit-line pairs , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[11]  Keiichi Higeta,et al.  A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM , 1995 .

[12]  Teruo Seki,et al.  A 6 ns 1 Mb CMOS SRAM with high-performance sense amplifier , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  Joseph Ku,et al.  A 2.25 gbytes/s 1 Mbit smart cache SRAM , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[14]  T. Izawa,et al.  A 500 MHz 288 kb CMOS SRAM macro for on-chip cache , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  Marc Tremblay,et al.  A 64-b microprocessor with multimedia support , 1995 .

[16]  Kunihiko Yamaguchi,et al.  A 1.5-ns access time, 78- mu m/sup 2/ memory-cell size, 64-kb ECL-CMOS SRAM , 1992 .

[17]  Y. Fujimura,et al.  Synonym hit RAM; a 500 MHz 1.5 ns CMOS SRAM macro with 576 b parallel comparison and parity check functions , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[18]  F. Matsuoka,et al.  A 400 MHz 4.5 Mb synchronous BiCMOS SRAM with alternating bit-line loads , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[19]  Toshihiko Mori,et al.  A Charge-Transfer-Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's , 1997 .

[20]  U. Bakhru,et al.  A 2 ns access, 500 MHz 288 Kb SRAM macro , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[21]  Yong-Gee Ng,et al.  A 4.5 Megabit, 560MHz, 4.5 Gbyte/s High Bandwidth SRAM , 1997, Symposium 1997 on VLSI Circuits.

[22]  Chin-Cheng Kau,et al.  A 133 MHz 64 b four-issue CMOS microprocessor , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[23]  Toshiaki Yamanaka,et al.  A 300 MHz 4-Mb wave-pipeline CMOS SRAM using a multi-phase PLL , 1995 .

[24]  K. Nakamura,et al.  A 500 MHz 4 Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[25]  Keiichi Higeta,et al.  A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry , 1996 .

[26]  Toshiro Itani,et al.  SP 24.6: A 500MHz 4Mb CMOS Pipeline-Burst Cache SRAM with Point-to-Point Noise Reduction Coding 110 , 1997 .

[27]  K. Dosaka,et al.  A 90 MHz 16 Mbit system integrated memory with direct interface to CPU , 1995 .

[28]  Kunihiko Yamaguchi,et al.  A 1.5 ns 256 kb BiCMOS SRAM with 11 k 60 ps logic gates , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[29]  B. Bateman,et al.  A 450 MHz 512 kB second-level cache with a 3.6 GB/s data bandwidth , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[30]  Y. Maki,et al.  A 5-MHz, 3.6-mW, 1.4-V SRAM with nonboosted, vertical bipolar bit-line contact memory cell , 1998 .

[31]  J. Conner,et al.  A 350 MHz 3.3 V 4 Mb SRAM fabricated in a 0.3 /spl mu/m CMOS process , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[32]  Youji Idei,et al.  A 1.5ns, 64kb ECL-CMOS SRAM , 1991, 1991 Symposium on VLSI Circuits.

[33]  Keiichi Higeta,et al.  A 0.65ns, 72kb Ecl-cmos Ram Macro For A 1mb Sram , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[34]  J. Covino,et al.  A 2 ns zero wait state, 32 kB semi-associative L1 cache , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.