Dynamic voltage restorer using the combination of fuzzy logic and EPLL control strategies: An optimized implementation

Voltage sag is the most frequent power quality disturbance and it must be mitigated to protect sensitive electronic devices such as adjustable speed drives and programmable logic controllers. Dynamic voltage restorer (DVR) is introduced as an effective solution to mitigate voltage sag appeared on distribution lines. This paper considers the operation of a dynamic voltage restorer for voltage sag mitigation. This paper proposes a control system using the combination of enhanced phase lock loop (EPLL) and fuzzy logic (FL). The simulation results using EMTDC/PSCAD software show the reliability and speed of the proposed system in terms of voltage sag detection and synchronization time during different types of voltage sags.

[1]  Mike Barnes,et al.  Voltage sag detection technique for a dynamic voltage restorer , 2002 .

[2]  Kwang Y. Lee,et al.  Stability analysis of a fuzzy logic controller , 1997, Proceedings of the 1997 American Control Conference (Cat. No.97CH36041).

[3]  J. Praveen,et al.  Review of dynamic voltage restorer for power quality Improvement , 2004, 30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004.

[4]  C.S. Chang,et al.  Distributed mitigation of voltage sag by optimal placement of series compensation devices based on stochastic assessment , 2004, IEEE Transactions on Power Systems.

[5]  Mike Barnes,et al.  Supervisory control of dynamic voltage restorers , 2004 .

[6]  Math Bollen,et al.  Understanding Power Quality Problems , 1999 .

[7]  Mike Barnes,et al.  Dynamic voltage restorer with battery energy storage for voltage dip mitigation , 2000 .

[8]  E. Acha,et al.  Modeling and Analysis of Custom Power Systems by PSCAD/EMTDC , 2001, IEEE Power Engineering Review.

[9]  R.W. De Doncker,et al.  15 kV medium voltage static transfer switch , 1995, IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting.

[10]  M. Karimi-Ghartemani,et al.  A new phase-locked loop (PLL) system , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[11]  Arindam Ghosh,et al.  A unified power quality conditioner (UPQC) for simultaneous voltage and current compensation , 2001 .

[12]  M. R. Iravani,et al.  A Nonlinear Adaptive Filter for Online Signal Analysis in Power Systems: Applications , 2002, IEEE Power Engineering Review.

[13]  Xu Dianguo,et al.  Unified power quality conditioner (UPQC): the principle, control and application , 2002, Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579).

[14]  R.N. Mukerjee,et al.  Dynamic Voltage Restorer For Voltage Sag Compensation , 2005, 2005 International Conference on Power Electronics and Drives Systems.