暂无分享,去创建一个
Hamid Sarbazi-Azad | Pejman Lotfi-Kamran | Fatemeh Golshan | Ali Ansari | H. Sarbazi-Azad | P. Lotfi-Kamran | F. Golshan | Ali Ansari
[1] Jignesh M. Patel,et al. Call graph prefetching for database applications , 2003, TOCS.
[2] Kathryn S. McKinley,et al. Guided region prefetching: a cooperative hardware/software approach , 2003, ISCA '03.
[3] Josep Torrellas,et al. Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses , 1996, ISCA.
[4] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[5] Kevin Skadron,et al. Merging path and gshare indexing in perceptron branch prediction , 2005, TACO.
[6] Mateo Valero,et al. Enlarging Instruction Streams , 2007, IEEE Transactions on Computers.
[7] Wei Zhang,et al. Analyzing the worst-case execution time for instruction caches with prefetching , 2009, TECS.
[8] Christoforos E. Kozyrakis,et al. Memory Hierarchy for Web Search , 2018, 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[9] Glenn Reinman,et al. Fetch directed instruction prefetching , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[10] Santosh G. Abraham,et al. Effective instruction prefetching in chip multiprocessors for modern commercial applications , 2005, 11th International Symposium on High-Performance Computer Architecture.
[11] Alexander V. Veidenbaum,et al. Instruction Cache Prefetching Using Multilevel Branch Prediction , 1997, ISHPC.
[12] Mateo Valero,et al. Fetching instruction streams , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..
[13] Hamid Sarbazi-Azad,et al. Bingo Spatial Data Prefetcher , 2019, 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[14] Thomas F. Wenisch,et al. RDIP: Return-address-stack Directed Instruction Prefetching , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[15] Thomas F. Wenisch,et al. Temporal streaming of shared memory , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[16] Babak Falsafi,et al. Database Servers on Chip Multiprocessors: Limitations and Opportunities , 2007, CIDR.
[17] Hamid Sarbazi-Azad,et al. Die-Stacked DRAM: Memory, Cache, or MemCache? , 2018, ArXiv.
[18] Hamid Sarbazi-Azad,et al. Evaluation of Hardware Data Prefetchers on Server Processors , 2019, ACM Comput. Surv..
[19] Hamid Sarbazi-Azad,et al. Domino Temporal Data Prefetcher , 2018, 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[20] Gary S. Tyson,et al. Branch history guided instruction prefetching , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.
[21] Prathmesh Kallurkar,et al. pTask: A smart prefetching scheme for OS intensive applications , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[22] Todd C. Mowry,et al. Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[23] Hamid Sarbazi-Azad,et al. Divide and Conquer Frontend Bottleneck , 2020, 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).
[24] Thomas F. Wenisch,et al. Temporal instruction fetch streaming , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[25] Mehdi Modarressi,et al. Fast Data Delivery for Many-Core Processors , 2018, IEEE Transactions on Computers.
[26] Babak Falsafi,et al. Predictor virtualization , 2008, ASPLOS.
[27] Daniel A. Jiménez,et al. Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer , 2018, 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA).
[28] Jinchun Kim,et al. Path confidence based lookahead prefetching , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[29] Thomas F. Wenisch,et al. Practical off-chip meta-data for temporal memory streaming , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.
[30] Trevor N. Mudge,et al. Wrong-path instruction prefetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[31] Babak Falsafi,et al. Confluence: Unified instruction supply for scale-out servers , 2015, 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[32] Christoforos E. Kozyrakis,et al. AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers , 2019, 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA).
[33] Trevor N. Mudge,et al. Instruction prefetching using branch prediction information , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[34] Todd C. Mowry,et al. Architectural and compiler support for effective instruction prefetching: a cooperative approach , 2001, TOCS.
[35] David A. Patterson,et al. Performance characterization of a Quad Pentium Pro SMP using OLTP workloads , 1998, ISCA.
[36] Susan J. Eggers,et al. An analysis of database workload performance on simultaneous multithreaded processors , 1998, ISCA.
[37] Gu-Yeon Wei,et al. Profiling a warehouse-scale computer , 2015, 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA).
[38] R. Stets,et al. A detailed comparison of two transaction processing workloads , 2002, 2002 IEEE International Workshop on Workload Characterization.
[39] Josep Torrellas,et al. Detailed characterization of a quad Pentium Pro server running TPC-D , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[40] Trevor N. Mudge,et al. Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments , 2008, 2008 International Symposium on Computer Architecture.
[41] David J. DeWitt,et al. DBMSs on a Modern Processor: Where Does Time Go? , 1999, VLDB.
[42] Babak Falsafi,et al. Proactive instruction fetch , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[43] Babak Falsafi,et al. Clearing the clouds: a study of emerging scale-out workloads on modern hardware , 2012, ASPLOS XVII.
[44] Babak Falsafi,et al. SHIFT: Shared history instruction fetch for lean-core server processors , 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[45] Sarita V. Adve,et al. Performance of database workloads on shared-memory systems with out-of-order processors , 1998, ASPLOS VIII.
[46] Alan Jay Smith,et al. Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.
[47] Hamid Sarbazi-Azad,et al. Reducing Writebacks Through In-Cache Displacement , 2019, ACM Trans. Design Autom. Electr. Syst..
[48] Boris Grot,et al. Blasting through the Front-End Bottleneck with Shotgun , 2018, ASPLOS.
[49] Pejman Lotfi-Kamran,et al. Harnessing Pairwise-Correlating Data Prefetching With Runahead Metadata , 2020, IEEE Computer Architecture Letters.
[50] Cheng-Chieh Huang,et al. Boomerang: A Metadata-Free Architecture for Control Flow Delivery , 2017, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).
[51] Pejman Lotfi-Kamran,et al. An Efficient Temporal Data Prefetcher for L1 Caches , 2017, IEEE Computer Architecture Letters.
[52] Karl Pettis,et al. Profile guided code positioning , 1990, PLDI '90.
[53] Glenn Reinman,et al. Optimizations Enabled by a Decoupled Front-End Architecture , 2001, IEEE Trans. Computers.
[54] Yi Zhang,et al. Execution History Guided Instruction Prefetching , 2002, ICS '02.