VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using Carbon Nanotube FETs
暂无分享,去创建一个
Hai Wei | Jie Zhang | Subhasish Mitra | Albert Lin | Nishant Patil | H. -S. Philip Wong | H. Wong | S. Mitra | N. Patil | A. Lin | Jie Zhang | Hai Wei | H. Wong | Kyle Anderson | K. Anderson | Kyle R. Anderson
[1] Qian Wang,et al. Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators , 2002, Nano Letters.
[2] P. Avouris,et al. Engineering Carbon Nanotubes and Nanotube Circuits Using Electrical Breakdown , 2001, Science.
[3] K. Roy,et al. Variation Tolerance in a Multichannel Carbon-Nanotube Transistor for High-Speed Digital Circuits , 2009, IEEE Transactions on Electron Devices.
[4] H. Wong,et al. Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.
[5] Eric Pop,et al. The role of electrical and thermal contact resistance for Joule breakdown of single-wall carbon nanotubes , 2008, Nanotechnology.
[6] S. Barman,et al. Self-Sorted, Aligned Nanotube Networks for Thin-Film Transistors , 2008, Science.
[7] H. Dai,et al. Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction , 2006, Science.
[8] Jie Liu,et al. Selective growth of well-aligned semiconducting single-walled carbon nanotubes. , 2009, Nano letters.
[9] A. Rinzler,et al. An Integrated Logic Circuit Assembled on a Single Carbon Nanotube , 2006, Science.
[10] J. Rogers,et al. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. , 2007, Nature nanotechnology.
[11] H. Dai,et al. Preferential Growth of Semiconducting Single-Walled Carbon Nanotubes by a Plasma Enhanced CVD Method , 2004 .
[12] H.-S. Philip Wong,et al. Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.