High Performance CNFET-based Ternary Full Adders

ABSTRACT This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET technology. The proposed methods are simulated at different conditions such as different supply voltages, different temperature, and operational frequencies. Simulation results show that the proposed designs are faster than the state of the art CNFET-based ternary full adders.

[1]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  L. C. Castro,et al.  Method for predicting f/sub T/ for carbon nanotube FETs , 2005, IEEE Transactions on Nanotechnology.

[3]  L. C. Castro,et al.  Method for Predicting fT for Carbon Nanotube FETs , 2005 .

[4]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[5]  F. Lombardi,et al.  A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[6]  Yong-Bin Kim,et al.  Performance evaluation of CNFET-based logic gates , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[7]  Min Zhang,et al.  Applying SOI Technology on Carbon Nanotube Transistors , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[8]  Chang Liu,et al.  Changing the chirality of single-wall carbon nanotubes during epitaxial growth : A density functional theory study , 2016 .

[9]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[10]  A. K. Abu El-Seoud,et al.  On modelling and characterization of single electron transistor , 2007 .

[11]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .

[12]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[13]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[14]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[15]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[16]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[17]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[18]  Na Wei,et al.  Chiral-selective growth of single-walled carbon nanotubes on Fe-based catalysts using CO as carbon source , 2016 .

[19]  Keivan Navi,et al.  Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics , 2011 .

[20]  Mostafa Rahimi Azghadi,et al.  Five-Input Majority Gate, a New Device for Quantum-Dot Cellular Automata , 2010 .

[21]  Feng Ding,et al.  Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts , 2014, Nature.