A 10-b 100-kS/s 1-mW General-Purpose ADC for Cellular Telephones

An on-demand general-purpose analog-to-digital converter (GPADC), which achieves a 10-b accuracy of up to 100-kS/s request rate, is presented. The GPADC can process single-ended signals with selectable input ranges up to the battery voltage. The range selection accuracy is 1 LSB. The DAC architecture presents the benefits of a differential approach while sampling single-ended input signals. Built-in reference buffer and oscillator are included. An external clock source is not needed; only a conversion request signal is necessary. Dedicated low-power design solutions have been introduced to reduce power consumption at the maximum conversion request speed to about 1 mW at a 2.0-V supply voltage. New design solutions have been introduced to comply with system-level requirements, such as scaling and shifting of the battery voltage, buffering low-frequency input signals with high source impedance, and to cope with the presence of input signals with voltage levels higher than the GPADC supply voltage when the battery is discharged. The active area is about 0.58 mm2 in a 0.35-μm single-poly 5-metal CMOS technology with a MIM capacitor option.

[1]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[4]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[5]  W. Khalil,et al.  Analog front end IC for 3G WCDMA , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[6]  Xiaoyan Wang,et al.  A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.