Low Complexity Radix-4 Butterfly Design for the Viterbi Decoder
暂无分享,去创建一个
[1] R.V.K. Pillai,et al. On high speed add-compare-select for Viterbi decoders , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).
[2] K. X. M. Tzeng,et al. Convolutional Codes and 'Their Performance in Communication Systems , 1971 .
[3] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[4] E. Casseau,et al. Architecture of a high-rate VLSI Viterbi decoder , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.
[5] Hsiao-Hsing Chou,et al. Design and implementation of a DAB channel decoder , 1999, 1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277).
[6] H.-L. Lou,et al. Implementing the Viterbi algorithm , 1995, IEEE Signal Process. Mag..
[7] P. K. Singh,et al. A low-complexity, reduced-power Viterbi Algorithm , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[8] Teresa H. Meng,et al. A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .