Implementing a self-checking neural system for photon event identification by SRAM-based FPGAs

The paper presents and evaluates the design and the implementation of a self-checking neural system for photon event identification in intensified charge-coupled device detectors. The neural approach reveals more effective than classical algorithmic approaches thanks to its learning through example ability. Implementation is accomplished by SRAM-based FPGAs, which have generated increasing interest in the space community. The adoption of suitable on-line fault detection techniques is illustrated taking into account in a specific way SEU induced faults. The techniques are based on AN coding, particularly 3N coding, which constitutes a reasonable trade-off between circuit complexity and computational delay. Estimations of circuit area overhead and fault coverage are reported.

[1]  Thammavarapu R. N. Rao,et al.  Error coding for arithmetic processors , 1974 .

[2]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[3]  Cecilia Metra,et al.  Embedded two-rail checkers with on-line testing ability , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Vincenzo Piuri,et al.  Arithmetic codes for concurrent error detection in artificial neural networks: the case of AN+B codes , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[5]  Fabrizio Lombardi,et al.  Bridging fault detection in FPGA interconnects using IDDQ , 1998, FPGA '98.

[6]  Michael Gschwind,et al.  A Fast FPGA Implementation of a General Purpose Neuron , 1994, FPL.

[7]  Vincenzo Piuri,et al.  A FPGA-based implementation of a fault-tolerant neural architecture for photon identification , 1997, FPGA '97.

[8]  Vincenzo Piuri,et al.  High Performance Fault-Tolerant Digital Neural Networks , 1998, IEEE Trans. Computers.

[9]  P. Dyreklev,et al.  Neutron single event upsets in SRAM-based FPGAs , 1998, 1998 IEEE Radiation Effects Data Workshop. NSREC 98. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.98TH8385).

[10]  Oliver Maischberger,et al.  RAN/sup 2/SOM: a reconfigurable neural network architecture based on bit stream arithmetic , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[11]  Peter Alfke,et al.  Radiation Tolerance of High-Density FPGAs , 1998 .

[12]  Robert S. Swarz,et al.  The theory and practice of reliable system design , 1982 .

[13]  Brad Hutchings,et al.  Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[14]  R. Koga,et al.  SEU hardening of field programmable gate arrays (FPGAs) for space applications and device characterization , 1994 .

[15]  S. Bowyer,et al.  Extreme Ultraviolet Astronomy , 1991 .

[16]  Vincenzo Piuri,et al.  Sensitivity to errors in artificial neural networks: a behavioral approach , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[17]  Raoul Velazco,et al.  SEU experiments on an Artificial Neural Network implemented by means of digital processors , 1996 .

[18]  M. Alderighi,et al.  An advanced neuron model for optimizing the SIREN network architecture , 1996, Proceedings of 1996 IEEE Second International Conference on Algorithms and Architectures for Parallel Processing, ICA/sup 3/PP '96.