A 2.4 GHz ISM-band highly digitized receiver based on a variable gain LNA and a subsampled $$\varSigma \varDelta$$ΣΔ ADC

Abstract In this paper, we present a complete multi-standard receiver based on a variable-gain LNA and an RF subsampled Sigma-Delta ADC. The receiver includes an RF digital down-conversion mixer and a polyphase multistage multi-rate decimation filter. The receiver is measured for 3 different standards in the 2.4 GHz ISM-band. Measurement results show that the receiver achieves 79, 73 and 63 dB of dynamic range for the Bluetooth, ZigBee and WiFi standards respectively. The complete receiver, implemented in 130 nm CMOS process, has a 300 MHz tunable central frequency and consumes 63 mW under 1.2 V supply.

[1]  Andreia Cathelin,et al.  A 1.3V 26mW 3.2GS/s undersampled LC bandpass ΣΔ ADC for a SDR ISM-band receiver in 130nm CMOS , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Minghua Tang,et al.  Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Ahmed Ashry,et al.  A 4th Order 3.6 GS/s RF /spl Sigma//spl Delta/ ADC With a FoM of 1 pJ/bit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Song-Hee Paik,et al.  A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications , 2013, IEEE Journal of Solid-State Circuits.

[5]  Jacques C. Rudell,et al.  A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass $\Sigma \Delta$ ADC in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[6]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Amr Amin Hafez,et al.  Design of a low-power ZigBee receiver front-end for wireless sensors , 2007, 2007 Internatonal Conference on Microelectronics.

[8]  Kari Stadius,et al.  A Programmable 0.7–2.7 GHz Direct $\Delta \Sigma$ Receiver in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[9]  Hajime Shibata,et al.  A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW , 2012, IEEE J. Solid State Circuits.

[10]  Habib Mehrez,et al.  Low-power comb decimation filter for RF Sigma-Delta ADCs , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Jonathan Borremans,et al.  A 5 mm$^{2}$ 40 nm LP CMOS Transceiver for a Software-Defined Radio Platform , 2010, IEEE Journal of Solid-State Circuits.

[12]  André Bourdoux,et al.  RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\Delta\Sigma$ Modulator and Polyphase Decimation Filter , 2012, IEEE Journal of Solid-State Circuits.

[13]  Alain Fabre,et al.  Multistandard transceivers: state of the art and a new versatile implementation for fully active frequency agile filters , 2011, 2011 7th International Conference on Electrical and Electronics Engineering (ELECO).

[14]  Alberto Valdes-Garcia,et al.  Chameleon: a dual-mode 802.11b/Bluetooth receiver system design , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Jianhong Xiao,et al.  UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Seunghyun Jang,et al.  A High Voltage Swing Dual-Band Bandpass $\Delta\Sigma$ Modulator for Mobile Base-Station , 2013, IEEE Microwave and Wireless Components Letters.

[17]  William Martin Snelgrove,et al.  A 950-MHz IF second-order integrated LC bandpass delta-sigma modulator , 1998 .

[18]  H. Aboushady,et al.  Efficient polyphase decomposition of comb decimation filters in /spl Sigma//spl utri/ analog-to-digital converters , 2001 .

[19]  André Bourdoux,et al.  Power-aware evaluation flowfor digital decimation filter architectures for high-speed ADCS , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[20]  Pierluigi Nuzzo,et al.  A 2-mm$^{2}$ 0.1–5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[21]  Ho-Young Lee,et al.  29.3 A 14b 1GS/s RF sampling pipelined ADC with background calibration , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[22]  Michael P. Flynn,et al.  A 69 dB SNDR, 25 MHz BW, 800 MS/s Continuous-Time Bandpass $\Delta \Sigma $ Modulator Using a Duty-Cycle-Controlled DAC for Low Power and Reconfigurability , 2016, IEEE Journal of Solid-State Circuits.