A Predictive NoC Architecture for Vision Systems Dedicated to Image Analysis

The aim of this paper is to describe an adaptive and predictive FPGA embedded architecture for vision systems dedicated to image analysis. A large panel of image analysis algorithms with some common characteristics must be mapped onto this architecture. Major characteristics of such algorithms are extracted to define the architecture. This architecture must easily adapt its structure to algorithm modifications. According to required modifications, few parts must be either changed or adapted. An NoC approach is used to break the hardware resources down as stand-alone blocks and to improve predictability and reuse aspects. Moreover, this architecture is designed using a globally asynchronous locally synchronous approach so that each local part can be optimized separately to run at its best frequency. Timing and resource prediction models are presented. With these models, the designer defines and evaluates the appropriate structure before the implementation process. The implementation of a particle image velocimetry algorithm illustrates this adaptation. Experimental results and predicted results are close enough to validate our prediction models for PIV algorithms.

[1]  Altamiro Amadeu Susin,et al.  SoCIN: a parametric and scalable network-on-chip , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[2]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[3]  Richard D. Keane,et al.  Theory of cross-correlation analysis of PIV images , 1992 .

[4]  Dietmar Müller,et al.  Efficient modeling and synthesis of on-chip communication protocols for network-on-chip design , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Johnny Öberg,et al.  Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, DAC '99.

[6]  Giuseppe Campobello,et al.  GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Wolfgang Fichtner,et al.  Practical design of globally-asynchronous locally-synchronous systems , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[8]  Miriam Leeser,et al.  Smart camera based on reconfigurable hardware enables diverse real-time applications , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[9]  Jari Nurmi,et al.  Proteo: A New Approach t o Network-on-Chip , 2002 .

[10]  Nathalie Bochard,et al.  Anadaptive embedded architecture for real-time Particle Image Velocimetry algorithms , 2006, 2006 14th European Signal Processing Conference.

[11]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .

[12]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Jörg Henkel,et al.  A design methodology for application-specific networks-on-chip , 2006, TECS.

[14]  Martti Forsell,et al.  A Scalable High-Performance Computing Solution for Networks on Chips , 2002, IEEE Micro.

[15]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[16]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[17]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[18]  Henry Hoffmann,et al.  The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.

[19]  Axel Jantsch,et al.  Networks on chip , 2003 .

[20]  K. Erickson Asynchronous FPGA risks , 2000 .

[21]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[22]  Swarup Bhunia,et al.  GAARP: a power-aware GALS architecture for real-time algorithm-specific tasks , 2005 .

[23]  R. Adrian Particle-Imaging Techniques for Experimental Fluid Mechanics , 1991 .

[24]  Kenji Fujimoto,et al.  A Real-Time Visualization System for PIV , 2003, FPL.

[25]  Lawrence O'Gorman,et al.  Practical Algorithms for Image Analysis: Description, Examples and Code , 2000 .

[26]  Hubert Kaeslin,et al.  Globally-asynchronous locally-synchronous architectures for VLSI systems , 2008 .

[27]  Hans-Peter Seidel,et al.  Proceedings of the Vision Modeling and Visualization Conference 2001 , 2001 .

[28]  Kaushik Roy,et al.  A power-aware GALS architecture for real-time algorithm-specific tasks , 2005, Sixth international symposium on quality electronic design (isqed'05).

[29]  Alex M. Andrew,et al.  Practical Algorithms for Image Analysis: Description, Examples, and Code , 2001 .

[30]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[31]  Russell Tessier,et al.  ASOC: a scalable, single-chip communications architecture , 2000, Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622).

[32]  J W Ironside,et al.  Novel application of image analysis to the detection of spongiform change. , 1994, Analytical and quantitative cytology and histology.