A robust multipurpose PLL with lock detector designed in a 0.35 μm CMOS technology
暂无分享,去创建一个
In this paper, the design of a phase locked loop (PLL) with an additional lock detector with multiple output is presented. The proposed PLL is optimized for 2.5 V supply voltage and 20 MHz input reference signal. The PLL circuit also has 3 outputs of 170 MHz, 10.625 MHz and 10 MHz frequency. A lock detector is included in the PLL design, which indicates the lock state by generating logic 1 at its output. The complete design occupies 274 × 345 μm2.
[1] B. Razavi. Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .
[2] Zoran Stamenkovic,et al. A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability , 2010 .
[3] Hans Camenzind,et al. Designing Analog Chips , 2005 .
[4] R. C. Den Dulk. Digital PLL lock-detection circuit , 1988 .