A non-redundant low-power flip flop with stacked transistors in a 65 nm thin BOX FDSOI process
暂无分享,去创建一个
Kazutoshi Kobayashi | Jun Furuta | Masashi Hifumi | Haruki Maruoka | J. Furuta | Haruki Maruoka | Kazutoshi Kobayashi | M. Hifumi
[1] S. Matsuda,et al. Hardness-by-design approach for 0.15 /spl mu/m fully depleted CMOS/SOI digital logic devices with enhanced SEU/SET immunity , 2005, IEEE Transactions on Nuclear Science.
[2] P. Hazucha,et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .
[3] Philippe Roche,et al. Technology downscaling worsening radiation effects in bulk: SOI to the rescue , 2013, 2013 IEEE International Electron Devices Meeting.
[4] N. Sugii,et al. Local $V_{\rm th}$ Variability and Scalability in Silicon-on-Thin-BOX (SOTB) CMOS With Small Random-Dopant Fluctuation , 2010, IEEE Transactions on Electron Devices.
[5] Naresh R. Shanbhag,et al. Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[6] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[7] Kazutoshi Kobayashi,et al. A Radiation-Hardened Non-Redundant Flip-Flop, Stacked Leveling Critical Charge Flip-Flop in a 65 nm Thin BOX FD-SOI Process , 2016, IEEE Transactions on Nuclear Science.
[8] Mototsugu Hamada,et al. A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.
[9] Michael Gschwind,et al. The IBM Blue Gene/Q Compute Chip , 2012, IEEE Micro.
[10] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .