BER analysis of high speed links with nonlinearity
暂无分享,去创建一个
[1] D. Rajan. Probability, Random Variables, and Stochastic Processes , 2017 .
[2] Anthony Sanders,et al. Channel Compliance Testing Utilizing Novel Statistical Eye Methodology , 2004 .
[3] Vladimir Stojanovic,et al. Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[4] Paul Voois,et al. A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.
[5] Chih-Kong Ken Yang,et al. A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links , 1996 .
[6] B.L. Ji,et al. A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.
[7] J.E. Jaussi,et al. Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.
[8] Yoshiyasu Doi,et al. A CMOS multi-channel 10-Gb/s Transceiver , 2003 .
[9] Jaeha Kim,et al. Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] V. Gupta,et al. A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.