A 115–135-GHz 8PSK Receiver Using Multi-Phase RF-Correlation-Based Direct-Demodulation Method

This paper presents the theory, design, and implementation of an 8PSK direct-demodulation receiver based on a novel multi-phase RF-correlation concept. The output of this RF-to-bits receiver architecture is demodulated bits, obviating the need for power-hungry high-speed-resolution data converters. A single-channel 115–135-GHz receiver prototype was fabricated in a 55-nm SiGe BiCMOS process. A max conversion gain of 32 dB and a min noise figure (NF) of 10.3 dB were measured. A data rate of 36 Gb/s was wirelessly measured at 30-cm distance with the received 8PSK signal being directly demodulated on-chip at a bit-error rate (BER) of 1e-6. The measured receiver sensitivity at this BER is −41.28 dBm. The prototype occupies 2.5 $\times $ 3.5 mm2 of die area, including PADs and test circuits (2.5-mm2 active area), and consumes a total dc power of 200.25 mW.

[1]  Kosuke Katayama,et al.  A 32Gbit/s 16QAM CMOS receiver in 300GHz band , 2017, 2017 IEEE MTT-S International Microwave Symposium (IMS).

[2]  Andreia Cathelin,et al.  A Single-Channel RF-to-Bits 36Gbps 8PSK RX with Direct Demodulation in RF Domain , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[3]  W. P. Osborne,et al.  Synchronization in M-PSK modems , 1992, [Conference Record] SUPERCOMM/ICC '92 Discovering a New World of Communications.

[4]  Payam Heydari,et al.  Analysis and Design of a Wideband, Balun-Based, Differential Power Splitter at mm-Wave , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[6]  Klaas Bult.  Embedded analog-to-digital converters , 2009, 2009 Proceedings of ESSCIRC.

[7]  Heinz Koeppl,et al.  Digitally enhanced analog circuits: System aspects , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Boris Murmann,et al.  Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kenichi Okada,et al.  A 120Gb/s 16QAM CMOS millimeter-wave wireless transceiver , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[10]  Heng Zhang,et al.  29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[11]  Boris Murmann,et al.  General analysis on the impact of phase-skew in time-interleaved ADCs , 2009, 2008 IEEE International Symposium on Circuits and Systems.

[12]  Tomohiko Ito,et al.  Capacitance Mismatch Evaluation for Low-power Pipeline ADC Design , 2004, IEICE Electron. Express.

[13]  V. Kilchytska,et al.  28 nm FD SOI Technology Platform RF FoM , 2014, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[14]  Kenichi Okada,et al.  20.3 A 64-QAM 60GHz CMOS transceiver with 4-channel bonding , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[15]  Bengt E. Jonsson.  A survey of A/D-Converter performance evolution , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[16]  Kenichi Okada,et al.  13.3 A 56Gb/s W-band CMOS wireless transceiver , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[17]  Kenichi Okada,et al.  13.6 A 42Gb/s 60GHz CMOS transceiver for IEEE 802.11ay , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[18]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[19]  P. Chevalier,et al.  Nanoscale SiGe BiCMOS technologies: From 55 nm reality to 14 nm opportunities and challenges , 2015, 2015 IEEE Bipolar/BiCMOS Circuits and Technology Meeting - BCTM.

[20]  Ali M. Niknejad,et al.  A 240 GHz Fully Integrated Wideband QPSK Receiver in 65 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[21]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[22]  Eric Kerherve,et al.  Cartesian Feedback with Digital Enhancement for CMOS RF Transmitter , 2015 .

[23]  Bo Zhang,et al.  3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[24]  Behzad Razavi.  Problem of timing mismatch in interleaved ADCs , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[25]  J. Mazurier,et al.  22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[26]  Kenichi Okada,et al.  64-QAM 60-GHz CMOS Transceivers for IEEE 802.11ad/ay , 2017, IEEE Journal of Solid-State Circuits.

[27]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.