Automatic Gateway Prototype Generation for Optimization of E/E-Architectures Based on High-Level Models

[1]  Jürgen Becker,et al.  Reducing latency times by accelerated routing mechanisms for an FPGA gateway in the automotive domain , 2008, 2008 International Conference on Field-Programmable Technology.

[2]  Jürgen Becker,et al.  Dynamic and Partial FPGA Exploitation , 2007, Proceedings of the IEEE.