A graph grammar based approach to automated multi-objective analog circuit design

This paper introduces a graph grammar based approach to automated topology synthesis of analog circuits. A grammar is developed to generate circuits through production rules, that are encoded in the form of a derivation tree. The synthesis has been sped up by using dynamically obtained design-suitable building blocks. Our technique has certain advantages when compared to other tree-based approaches like GP based structure generation. Experiments conducted on an opamp and a vco design show that unlike previous works, we are capable of generating both manual-like designs (bookish circuits) as well as novel designs (unfamiliar circuits) for multi-objective analog circuit design benchmarks.

[1]  Scott Curland Chase,et al.  A Graph Grammar Approach for Structure Synthesis of Mechanisms , 2000 .

[2]  John R. Koza,et al.  Automated synthesis of analog electrical circuits by means of genetic programming , 1997, IEEE Trans. Evol. Comput..

[3]  Kalyanmoy Deb,et al.  A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..

[4]  Domine Leenaerts,et al.  DARWIN: CMOS opamp Synthesis by Means of a Genetic Algorithm , 1995, 32nd Design Automation Conference.

[5]  David M. W. Powers,et al.  Graph design by graph grammar evolution , 2007, 2007 IEEE Congress on Evolutionary Computation.

[6]  Rob A. Rutenbar,et al.  Computer-Aided Design of Analog Integrated Circuits and Systems , 2002 .

[7]  Jason D. Lohn,et al.  A circuit representation technique for automated circuit design , 1999, IEEE Trans. Evol. Comput..

[8]  Günhan Dündar,et al.  An evolutionary approach to automatic synthesis of high-performance analog integrated circuits , 2003, IEEE Trans. Evol. Comput..

[9]  Matthew I. Campbell,et al.  A Generic Scheme for Graph Topology Optimization , 2005 .

[10]  Georges G. E. Gielen,et al.  A flexible topology selection program as part of an analog synthesis system , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  Ranga Vemuri,et al.  Topology synthesis of analog circuits based on adaptively generated building blocks , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[12]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[13]  Ranga Vemuri,et al.  An Automated Passive Analog Circuit Synthesis Framework using Genetic Algorithms , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[14]  P. P. Chakrabarti,et al.  A synthesis system for analog circuits based on evolutionary search and topological reuse , 2005, IEEE Transactions on Evolutionary Computation.