A current-mirror opamp with switchable transconductances for low-power switched-capacitor integrators

In a switched-capacitor (SC) integrator, the opamp can be switched off during the sampling phase, to reduce the power dissipation. This paper proposes a switchable-opamp technique based on a current-mirror opamp with switchable transconductances. Whereas previous switchable-opamp methods can only be used in SC integrators with half delay, the proposed technique can be utilized in SC integrators with both half delay, and full delay. Furthermore, no special common-mode feedback (CMFB) circuits are required for the opamp. At high sampling frequencies, circuit simulations of SC integrators and discrete-time ΔΣ modulators demonstrate that power reductions of 30% can be achieved by using the proposed technique, with minimal effect on the gain error of the SC integrator and the SNDR of the ΔΣ modulator. This confirms that the proposed switchable-opamp technique does not limit the speed of the SC circuit.

[1]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[2]  Mohammad Taherzadeh-Sani,et al.  Behavioral Modeling of Opamp Gain and Dynamic Effects for Power Optimization of Delta-Sigma Modulators and Pipelined ADCs , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[3]  Jian Xu,et al.  Ultra low-FOM high-precision ΔΣ modulators with fully-clocked SO and zero static power quantizers , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Rui Paulo Martins,et al.  Generalized Circuit Techniques for Low-Voltage High-Speed Reset- and Switched-Opamps , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[6]  R. Castello,et al.  A 1 V 1.8 MHz CMOS switched-opamp SC filter with rail-to-rail output swing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[8]  W. Sansen,et al.  A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range , 1998, IEEE J. Solid State Circuits.

[9]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[10]  Howard C. Luong,et al.  A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for Bluetooth receivers , 2002, VLSIC 2002.

[11]  Chien-Hung Kuo,et al.  A Low-Voltage Fourth-Order Cascade Delta–Sigma Modulator in 0.18-$\mu\hbox{m}$ CMOS , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Michel Steyaert,et al.  Converter with 77-dB Dynamic Range , 1998 .