论文信息 - Architectures for associative memories using current-mode analog MOS circuits - 字舞流文

Architectures for associative memories using current-mode analog MOS circuits

Kwabena Boahen | Philippe O. Pouliquen | Andreas G. Andreou | Aleksandra Pavasovic | A. Andreou | K. Boahen | P. Pouliquen | A. Pavasovic

[1] Carver Mead,et al. Analog VLSI and neural systems , 1989 .

[2] Nicholas Carriero,et al. Applications experience with Linda , 1988, PPEALS '88.

[3] R. M. Lea,et al. A 9-kbit associative memory for high-speed parallel processing applications , 1988 .

[4] Shoji Kawahito,et al. A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.

[5] BART KOSKO,et al. Bidirectional associative memories , 1988, IEEE Trans. Syst. Man Cybern..

[6] J.P. Wade,et al. Dynamic cross-coupled bitline content addressable memory cell for high density arrays , 1987, 1985 International Electron Devices Meeting.

[7] B. Gilbert. A monolithic 16-channels analog array normalizer , 1984, IEEE Journal of Solid-State Circuits.

[8] J. Fellrath,et al. CMOS analog integrated circuits based on weak inversion operations , 1977 .