Carrier-Based Stair Edge PWM (SEPWM) for Capacitor Balancing in Multilevel Converters With Floating Capacitors

Multilevel converters with floating capacitors (FCs) are widely applied in recent years in a wide range of industrial applications from high-voltage direct current systems to high power drives. However, some FC topologies lack complete FC voltage balancing capability due to the inherent topology limitation or the insufficient switching state for capacitor balancing. This will result in large ripples on capacitors at low frequency (such as fundamental frequency), limiting their performance and application, particularly, when the fundamental frequency is very low in low-speed drive operations. Typical examples of those multilevel converters are modular multilevel converters (MMC), nested neutral-point-clamped (NNPC) converter, etc. In order to improve the FC balancing for this kind of multilevel converters, this paper proposes a carrier-based pulse-width modulation (PWM) method, named stair edge PWM method. This method can obtain sufficient redundant switching states for FC voltage balancing by producing multiple levels in one PWM period. The FC voltage balancing is thus achieved at switching frequency, which can greatly reduce the capacitor voltage ripple and therefore enable the use of much smaller FCs. Meanwhile, the voltage stress on each device and low $dv/dt$ feature are still the same as the normal multilevel operation, reserving two of the most salient features of multilevel converters. The proposed method also features much simpler and easier implementation compared with space-vector-based approaches, particularly when high-level converters are considered. An application example using a four-level NNPC converter is provided in this paper. The effectiveness and performance of the proposed method are verified by both simulation and experiment.

[1]  José R. Rodríguez,et al.  A Survey on Neutral-Point-Clamped Inverters , 2010, IEEE Transactions on Industrial Electronics.

[2]  Vassilios G. Agelidis,et al.  Low-frequency voltage ripples in the flying capacitors of the nested neutral-point-clamped converter , 2016, 2016 IEEE Applied Power Electronics Conference and Exposition (APEC).

[3]  Axel Mertens,et al.  Quasi Two-Level PWM Operation of an MMC Phase Leg With Reduced Module Capacitance , 2016, IEEE Transactions on Power Electronics.

[4]  Vasile Mihaila,et al.  A simulation method to predict the turn-to-turn voltage spikes in a PWM fed motor winding , 2011, IEEE transactions on dielectrics and electrical insulation.

[5]  Steffen Bernet,et al.  The active NPC converter and its loss-balancing control , 2005, IEEE Transactions on Industrial Electronics.

[6]  W. Marsden I and J , 2012 .

[7]  S. Rael,et al.  Selective harmonic elimination PWM applied to H-bridge topology in high speed applications , 2009, 2009 International Conference on Power Engineering, Energy and Electrical Drives.

[8]  Bin Wu,et al.  A new nested neutral point clamped (NNPC) converter for medium-voltage (MV) power conversion , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[9]  Yun Wei Li,et al.  Carrier based three-level PWM for improving flying capacitor balancing of Nested Neutral-Point-Clamped (NNPC) converter , 2017, 2017 IEEE Applied Power Electronics Conference and Exposition (APEC).

[10]  Bin Wu,et al.  A Novel Switching Sequence Design for Five-Level NPC/H-Bridge Inverters With Improved Output Voltage Spectrum and Minimized Device Switching Frequency , 2007, IEEE Transactions on Power Electronics.

[11]  F. Kieferndorf,et al.  A new medium voltage drive system based on ANPC-5L technology , 2010, 2010 IEEE International Conference on Industrial Technology.

[12]  Samir Kouro,et al.  Circuit Topologies, Modeling, Control Schemes, and Applications of Modular Multilevel Converters , 2015, IEEE Transactions on Power Electronics.

[13]  Stephen J. Finney,et al.  Quasi-two-level and three-level operation of a diode-clamped multilevel inverter using space vector modulation , 2012 .

[14]  A.P. Morando,et al.  A Form-Wound Induction Machine Model for the Study of Three-Phase Surge Propagation , 2010, IEEE Transactions on Energy Conversion.

[15]  Jean-Claude Vannier,et al.  Flying capacitor multilevel inverters and DTC motor drive applications , 2002, IEEE Trans. Ind. Electron..

[16]  Jin Liu,et al.  A Space Virtual-Vector Modulation With Voltage Balance Control for Nested Neutral-Point Clamped Converter Under Low Output Frequency Conditions , 2017, IEEE Transactions on Power Electronics.

[17]  J.W. Kolar,et al.  Five-level virtual-flux direct power control for the active neutral-point clamped multilevel inverter , 2008, 2008 IEEE Power Electronics Specialists Conference.

[18]  Danwei Wang,et al.  Relationship between space-vector modulation and three-phase carrier-based PWM: a comprehensive analysis [three-phase inverters] , 2002, IEEE Trans. Ind. Electron..

[19]  P. Steimer,et al.  Active Neutral-Point-Clamped Multilevel Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[20]  Fang Zheng Peng,et al.  A multilevel voltage-source inverter with separate DC sources for static VAr generation , 1995, IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting.

[21]  A. Lopez-de-Heredia,et al.  Analysis of a H-NPC topology for an AC traction front-end converter , 2008, 2008 13th International Power Electronics and Motion Control Conference.

[22]  Bin Wu,et al.  A Novel and Simple Single-Phase Modulator for the Nested Neutral-Point Clamped (NNPC) Converter , 2015, IEEE Transactions on Power Electronics.

[23]  Bin Wu,et al.  A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter , 2016, IEEE Transactions on Power Electronics.

[24]  R. Stephenson A and V , 1962, The British journal of ophthalmology.

[25]  Henry Shu-Hung Chung,et al.  A five-level neutral-point-clamped H-bridge PWM inverter with superior harmonics suppression: a theoretical analysis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).