Practice on layout-level radiation hardened technologies for I/O cells

Radiation hardened technologies are important to improve the anti-radiation performance of ICs. In this paper, several I/O cells in 0.18µm CMOS process are designed and radiation hardening technologies through layout design are researched. The function, timing and the effect of the ESD protection scheme for the I/O cells are analyzed by HSPICE simulation. The way of layout-level radiation hardening consists of single event effect and total ionizing dose effect. TCAD simulation is used to analyze the validity of the technologies adopted in the paper, and the experimental results indicate that the single event latch-up threshold increases effectively, and the anti-radiation performance is improved.

[1]  N. Nolhier,et al.  Latch-up ring design guidelines to improve electrostatic discharge (ESD) protection scheme efficiency , 2004, IEEE Journal of Solid-State Circuits.

[2]  W. R. Eisenstadt,et al.  CMOS VLSI single event transient characterization , 1989 .

[3]  P.H. Eaton,et al.  SEU and SET Modeling and Mitigation in Deep Submicron Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[4]  Dunbar P. Birnie,et al.  Total-dose radiation effects on sol-gel derived PZT thin films , 1992 .

[5]  Ming-Dou Ker,et al.  ESD test methods on integrated circuits: an overview , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[6]  John M. Hutson,et al.  Single event latchup in a deep submicron CMOS technology , 2008 .

[7]  P. Perdu,et al.  TCAD and SPICE modeling help solve ESD protection issues in analog CMOS technology , 2003, Microelectron. Reliab..

[8]  H. M. Manasevit,et al.  Single‐Crystal Silicon on a Sapphire Substrate , 1964 .

[9]  R. Rajgopal,et al.  A 1-M bit SRAM on SIMOX material , 1993, Proceedings of 1993 IEEE International SOI Conference.