Design and Implementation of Fully Integrated Digitally Controlled Current-Mode Buck Converter

Digital current-mode control is a dual-loop control which potentially results in a better transient response and thus is more favorable than voltage-mode control. There are only a few publications on how to design and implement a fully integrated digital controller as the on-chip implementation is very challenging, especially for current-mode control. This paper addresses those design challenges and considerations. One of the main challenges is to efficiently sample and quantize both the output voltage and inductor current of the buck converter for control purposes. A time-multiplex scheme is used for the control-loop which enables the converter to work with a single ADC. A modified delay-lock-loop DPWM has been developed for minimizing the mismatch of the delay-cells. This enhances the accuracy at high frequency to prevent limit-cycle. A new algorithm has also been proposed for implementing look-up-table digital compensators with 20% less chip area. A converter with the fully integrated digitally controlled loop, including the single ADC, digital compensators and DPWM, has been fabricated in a CMOS 0.35 μ m process with a chip area of 1049 μm × 1533 μm. Measurement results show that the buck converter has a load transient response of 20 μs, which is one of the fastest compared to other state-of-the-art digitally controlled buck converter.

[1]  Yen-Shin Lai,et al.  Design and Implementation of Fully Digital Controller for Non-Isolated-Point-of-Load Converter with High Current Slew Rate , 2006, IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics.

[2]  D. Maksimovic,et al.  Digital PWM controller with feed-forward compensation , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[3]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[4]  Wing-Hung Ki,et al.  Loop gain analysis and development of high-speed high-accuracy current sensors for switching converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  T. W. Martin,et al.  Digital control for switching converters , 1995, 1995 Proceedings of the IEEE International Symposium on Industrial Electronics.

[6]  Mohamad Sawan,et al.  An Ultra-Low-Power Successive-Approximation-Based ADC for Implantable Sensing Devices , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[7]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.

[8]  Aleksandar Prodic,et al.  High-frequency digital PWM controller IC for DC-DC converters , 2003 .

[9]  Aleksandar Prodic,et al.  Design and implementation of a digital PWM controller for a high-frequency switching DC-DC power converter , 2001, IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243).

[10]  Wai Tung Ng,et al.  A Low-Power Mixed-Signal Current-Mode DC-DC Converter Using a One-Bit ∆Σ DAC , 2006 .

[11]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[12]  Seth R. Sanders,et al.  A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications , 2004 .

[13]  A. Prodic,et al.  All-digital DPWM/DPFM controller for low-power DC-DC converters , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..

[14]  D. Maksimovic,et al.  Digital pulse width modulator architectures , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[15]  A.V. Peterchev,et al.  A 4-/spl mu/a quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications , 2004, IEEE Journal of Solid-State Circuits.

[16]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[17]  D. Maksimovic,et al.  A digital current mode control technique for DC-DC converters , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[18]  H. Jin,et al.  Digital controller design for switchmode power converters , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[19]  Ming-Jer Chen,et al.  A compact high-speed Miller-capacitance-based sample-and-hold circuit , 1998 .

[20]  J. Kim,et al.  An efficient digital sliding controller for adaptive power supply regulation , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[21]  Jian Li,et al.  Digital current mode control architecture with improved performance for DC-DC converters , 2008, 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition.

[22]  Seth R. Sanders,et al.  Architecture and IC implementation of a digital VRM controller , 2003 .

[23]  Bertan Bakkaloglu,et al.  A 300mA 14mV-ripple digitally controlled buck converter using frequency domain ΔΣ ADC and hybrid PWM generator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[24]  Justin Gaither,et al.  A robust digital DC-DC converter with rail-to-rail output range in 40nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[25]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[26]  O. Trescases,et al.  A Segmented Digital Pulse Width Modulator with Self-Calibration for Low-Power SMPS , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[27]  D. Maksimovic,et al.  Digital current-mode controller for DC-DC converters , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[28]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[29]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[30]  Wai Tung Ng,et al.  A 1V buck converter IC with hybrid current-mode control and a charge-pump DAC , 2008, 2008 IEEE Power Electronics Specialists Conference.

[31]  A. Prodic,et al.  Multimode digital SMPS controller IC for low-power management , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[32]  Tsz Yin Man,et al.  Analysis of Switching-Loss-Reduction Methods for MHz-Switching Buck Converters , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[33]  R.G. Carvajal,et al.  Comparison of conventional and new flipped voltage structures with increased input/output signal swing and current sourcing/sinking capabilities , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[34]  A. Prodic,et al.  Design of a digital PID regulator based on look-up tables for control of high-frequency DC-DC converters , 2002, 2002 IEEE Workshop on Computers in Power Electronics, 2002. Proceedings..