A quota-constrained, speed control model for production scheduling in semiconductor manufacturing

This paper presents a quota-constrained, speed control model for integrated production scheduling in a Semiconductor Manufacturing Chain (SMC). For each lot in the SMC, a production speed is tagged on it as its daily production target. The higher the speed is, the shorter cycle time production takes. As there are only limited resources at a time, a quota for each speed level is specified. Our objective for scheduling in an SMC is to satisfy customers' requirements in a just-in-time way, while satisfying all the speed quota limitation. The quota-constrained, speed control problem is formulated into an integer programming problem which is solved by the Lagrangian relaxation and the minimum-cost, linear network flow techniques. Numerical results indicate that the developed methodology can generate near-optimal schedules and can be applied efficiently to realistic problems.

[1]  R. G. Petrakian,et al.  Trade-offs in cycle time management: hot lots , 1992 .

[2]  J. J. Lu,et al.  B2B in TSMC turnkey services [semiconductor manufacturing] , 2001, 2001 IEEE International Symposium on Semiconductor Manufacturing. ISSM 2001. Conference Proceedings (Cat. No.01CH37203).

[3]  R. A. Smith,et al.  A planner and scheduler for semiconductor manufacturing , 1994 .

[4]  Tsu-Shuan Chang,et al.  Scheduling for IC sort and test with preemptiveness via Lagrangian relaxation , 1995, IEEE Trans. Syst. Man Cybern..

[5]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[6]  Shi-Chung Chang,et al.  Scheduling flexible flow shops with no setup effects , 1994, IEEE Trans. Robotics Autom..

[7]  Philip Wolfe,et al.  Validation of subgradient optimization , 1974, Math. Program..

[8]  R. C. Leachman,et al.  Scheduling semiconductor device test operations on multihead testers , 1999 .

[9]  Dimitri P. Bertsekas,et al.  RELAX: a computer code for minimum cost network flow problems , 1985 .

[10]  Tsu-Shuan Chang,et al.  Multiobjective scheduling for IC sort and test with a simulation testbed , 1998, ICMTS 1998.

[11]  Ronald L. Rivest,et al.  Introduction to Algorithms, Second Edition , 2001 .

[12]  D. Fronckowiak,et al.  Using discrete event simulation to analyze the impact of job priorities on cycle time in semiconductor manufacturing , 1996, IEEE/SEMI 1996 Advanced Semiconductor Manufacturing Conference and Workshop. Theme-Innovative Approaches to Growth in the Semiconductor Industry. ASMC 96 Proceedings.

[13]  Yadati Narahari,et al.  Modeling the effect of hot lots in semiconductor manufacturing systems , 1997 .