A fast lock digital phase-locked-loop architecture for wireless applications

A fast lock digital phase-locked-loop (PLL) frequency synthesizer for wireless applications is reported. The main advantages of the architecture include small area and digitally selectable frequency resolution. Also, a fully digital solution to reducing the phase lock time is introduced. This work is also supported by a nonlinear analytical analysis of the locking mechanism for PLLs.

[1]  P. Allen,et al.  Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  J. Lee,et al.  A 250 MHz low jitter adaptive bandwidth PLL , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Kazuo Kato,et al.  A fast pull‐in PLL IC using two‐mode pull‐in technique , 1992 .

[4]  R. C. Den Dulk.  Digital fast acquisition method for phase-lock loops , 1988 .

[5]  J. Khoury,et al.  Advantages of dual-loop frequency synthesizers for GSM applications , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[6]  B. Miller,et al.  A multiple modulator fractional divider , 1991 .

[7]  James A. Crawford.  Frequency Synthesizer Design Handbook , 1994 .

[8]  H. Shirahama,et al.  A new very fast pull-in PLL system with anti-pseudo-lock function , 1993, Symposium 1993 on VLSI Circuits.

[9]  M. Nakagawa,et al.  A new PLL frequency synthesizer with high switching speed , 1992 .