Timing analysis speed-up using a hierarchical and a multimode approach

In this paper, we examine the impact of using the hierarchy of the design and multiple delay models defined at different abstraction levels to speed up the timing performance evaluation of VLSI circuits. The algorithms implemented in the Dynamic and Hierarchical Timing Analysis (DHTA) tool are described. DHTA rapidly identifies the critical portions of the circuit at high hierarchical levels with rough delay models. These portions are then successively studied at more detailed levels for maximal accuracy. The effects on processing time of exploiting the design hierarchy and using several delay models are characterized. The implementation of DHTA demonstrates experimentally the benefits of using a mixed-mode approach for timing analysis. We show that considering all available hierarchical levels may degrade the computing time and heuristics are proposed to select the hierarchical levels which generally lead to a speed-up.

[1]  Norman P. Jouppi,et al.  TV: An nMOS Timing Analyzer , 1983 .

[2]  Jonathan Allen,et al.  Macromodeling CMOS circuits for timing simulation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Y. Blaquiere,et al.  Fast timing analysis of VLSI circuits: a dynamic and hierarchical approach , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  David Hung-Chang Du,et al.  Efficient Algorithms for Extracting the K Most Critical Paths in Timing Analysis , 1989, 26th ACM/IEEE Design Automation Conference.

[5]  Jacques Benkoski,et al.  A New Approach to Hierarchical and Statistical Timing Simulations , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Chi-Yuan Lo,et al.  The Second Generation MOTIS Mixed-Mode Simulator , 1984, 21st Design Automation Conference Proceedings.

[7]  A. Richard Newton,et al.  Electrical-logic simulation and its applications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Y. Blaquiere,et al.  A new accurate and hierarchical timing analysis approach , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[9]  John K. Ousterhout.  Switch-Level Delay Models for Digital MOS VLSI , 1984, 21st Design Automation Conference Proceedings.

[10]  Robert B. Hitchcock,et al.  Timing verification and the timing analysis program , 1988, DAC 1982.

[11]  T. I. Kirkpatrick,et al.  PERT as an aid to logic design , 1966 .

[12]  Seung Ho Hwang,et al.  An accuration delay modeling technique for switch-level timing verification , 1986, DAC 1986.

[13]  Shinichi Sato,et al.  Timing Verification System Based on Delay Time Hierarchical Nature , 1982, DAC 1982.