A reduced-field design concept for high-performance bipolar transistors
暂无分享,去创建一个
[1] P. Solomon. A comparison of semiconductor devices for high-speed logic , 1982 .
[2] S. E. Laux,et al. A general control-volume formulation for modeling impact ionization in semiconductor transport , 1985 .
[3] J. Stork,et al. Tunneling in base-emitter junctions , 1983, IEEE Transactions on Electron Devices.
[4] P. M. Solomon,et al. Bipolar transistor design for optimized power-delay logic circuits , 1979 .
[5] J. D. Chlipala,et al. Explosion of poly-silicide links in laser programmable redundancy for VLSI memory repair , 1989 .
[6] D. Tang,et al. Bipolar circuit scaling , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[7] P. Lu,et al. Collector-base junction avalanche effects in advanced double-poly self-aligned bipolar transistors , 1989 .
[8] E. Hackbarth,et al. Inherent and stress-induced leakage in heavily doped silicon junctions , 1988 .
[9] J. G. Fossum,et al. Modeling impact ionization in advanced bipolar transistors for device/circuit simulation , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.
[10] E. M. Buturla,et al. Finite-element analysis of semiconductor devices: the FIELDAY program , 1981 .
[11] Denny D. Tang,et al. Junction degradation in bipolar transistors and the reliability imposed constraints to scaling and design , 1988 .
[12] D. Tang,et al. Switch-on transient of shallow-profile bipolar transistors , 1985, IEEE Transactions on Electron Devices.
[13] J.A. del Alamo,et al. Forward-bias tunneling: A limitation to bipolar device scaling , 1986, IEEE Electron Device Letters.