Realistic fault analysis of CMOS analog building blocks

High quality analog and mixed signal integrated circuits (ICs) require high quality testing. It is shown that test preparation, and test quality improvement of analog building blocks must be layout driven. For this, an IC defects-based analysis is used to study the impact of catastrophic faults on basic CMOS analog blocks. The impact on circuit behavior is analyzed for functional test and for i/sub DD/ power supply fault signatures. It is also demonstrated that a significant part of catastrophic faults cause out of specs performance, and may thus decrease the yield of the product, by an apparent parametric yield degradation. Finally, it is shown that layout level DFT (design for testability) can be rewardingly used to increase test confidence and product quality.

[1]  A. Sangiovanni-Vincentelli,et al.  Optimal test set design for analog circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Wojciech Maly,et al.  FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[3]  J. P. Teixeira,et al.  Defect level estimation for digital ICs , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[4]  Charles F. Hawkins,et al.  CMOS IC fault models, physical defect coverage, and I/sub DDQ/ testing , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[5]  Wojciech Maly,et al.  Physically realistic fault models for analog CMOS neural networks , 1991 .

[6]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  João Paulo Teixeira,et al.  IC DEFECTS-BASED TESTABILITY ANALYSIS , 1991, 1991, Proceedings. International Test Conference.

[8]  Abhijit Chatterjee,et al.  DRAFTS: Discretized Analog Circuit Fault Simulator , 1993, 30th ACM/IEEE Design Automation Conference.

[9]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Mani Soma.  Fault modeling and testing generation for sample-and-hold circuits , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[11]  T. W. Williams,et al.  Design for testability of analog/digital networks , 1989 .

[12]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[13]  S.-J. Tsai,et al.  A framework for design for testability of mixed analog/digital circuits , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[14]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[15]  João Paulo Teixeira,et al.  Physical DFT for High Coverage of Realistic Faults , 1992, Proceedings International Test Conference 1992.