AConFPGA: A Multiple-Output Boolean Function Approximation DSE Technique Targeting FPGAs
暂无分享,去创建一个
[1] Jürgen Teich,et al. Design Space Exploration of Multi-output Logic Function Approximations , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[2] Sandeep K. Gupta,et al. Approximate logic synthesis for error tolerant applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[3] Tsuyoshi Iwagaki,et al. Logic simplification by minterm complement for error tolerant application , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).
[4] Kalyanmoy Deb,et al. A fast and elitist multiobjective genetic algorithm: NSGA-II , 2002, IEEE Trans. Evol. Comput..
[5] Lothar Thiele,et al. The Hypervolume Indicator Revisited: On the Design of Pareto-compliant Indicators Via Weighted Integration , 2007, EMO.
[6] Ettore Napoli,et al. Approximate Multipliers Based on New Approximate Compressors , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Yi Wu,et al. Approximate logic synthesis for FPGA by wire removal and local function change , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).
[8] Sabrina Hirsch,et al. Logic Minimization Algorithms For Vlsi Synthesis , 2016 .
[9] Jürgen Teich,et al. FAU: Fast and error-optimized approximate adder units on LUT-Based FPGAs , 2016, 2016 International Conference on Field-Programmable Technology (FPT).
[10] Rolf Drechsler,et al. BDD minimization for approximate computing , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).
[11] Masahiro Fujita,et al. Systematic approximate logic optimization using don't care conditions , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).