The bus tracing is used to catch related signals for further investigation and analysis. However, the trace size of cycle- accurate tracing is large and the trace cycle is shallow unless using a proper compression mechanism. In this paper, we propose an embedded multi-resolution AMBA trace analyzer that provides the trade-off between the trace granularity and the trace depth. It consists of two major trace approaches: (1) the signal monitor/tracing which provides the levels of abstraction, and (2) the trace reduction. In the first approach, it allows designers to zoom-in/out to preferred level of abstraction to serve different debugging purposes. In the second approach, the trace analyzer compresses the traced data according to signal characteristics and the cost of on-chip storage is reduced. The trace data will be decompressed on the host for further observation and debugging. The experimental results show that the proposed approach can reach a good compression ratio of 96% and the trace depth is more than two thousand cycles at the higher abstraction level.
[1]
Eric Rotenberg,et al.
A Trace Cache Microarchitecture and Evaluation
,
1999,
IEEE Trans. Computers.
[2]
Klaus D. McDonald-Maier,et al.
Debug support strategy for systems-on-chips with multiple processor cores
,
2006,
IEEE Transactions on Computers.
[3]
Jian Huang,et al.
Extending Value Reuse to Basic Blocks with Compiler Support
,
2000,
IEEE Trans. Computers.
[4]
Harry Siebert,et al.
Debug support, calibration and emulation for multiple processor and powertrain control SoCs [automotive applications]
,
2005,
Design, Automation and Test in Europe.