On the thermal stability of physically-vapor-deposited diffusion barriers in 3D Through-Silicon Vias during IC processing