Low-power and highly reliable logic gates transistor-level optimizations

Power dissipation and reliability are two major challenges when designing gates and circuits using nanoscale devices. This paper proposes a novel approach for the design of CMOS logic gates which aims to simultaneously decrease their power consumption and their probabilities of failure. This new sizing method was evaluated on CMOS inverters and NOR-2 gates at three technology nodes: 16nm, 22nm, and 32nm. The new inverters and NOR-2 were compared to the classic gates. The results show that the new gates have significantly lower power and higher reliability when compared to classic CMOS gates. The results also suggest that the advantages of the new design method are enhanced at smaller feature sizes: at 16nm the new gates outperform the classic ones in reliability, power, and PDP.

[1]  Walid Ibrahim,et al.  Reliability of NAND-2 CMOS gates from threshold voltage variations , 2009, 2009 International Conference on Innovations in Information Technology (IIT).

[2]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[3]  R. W. Keyes,et al.  Effect of randomness in the distribution of impurity ions on FET thresholds in integrated electronics , 1975 .

[4]  Kaushik Roy,et al.  Circuit Techniques for Leakage Reduction , 2006 .

[5]  Joan Figueras,et al.  Leakage power bounds in CMOS digital technologies , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[7]  Ramesh Vaddi,et al.  Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications , 2009, VLSI Design.