Overview and future challenges of floating body RAM (FBRAM) technology for 32 nm technology node and beyond

Floating body cell (FBC) is a one-transistor memory cell on SOI substrate aimed at high-density embedded memory on SOC. In order to verify this memory cell technology, a 128 Mb floating body RAM (FBRAM) with FBC has been designed and successfully developed. The memory cell design and the experimental results, including single-cell operation, are reviewed. Based on the experimental results, the scalability of FBC down to 32 nm technology node is also discussed.

[1]  Atsushi Sakamoto,et al.  A Floating-Body Cell Fully Compatible With 90-nm CMOS Technology Node for a 128-Mb SOI DRAM and Its Scalability , 2007, IEEE Transactions on Electron Devices.

[2]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[3]  T. Hamamoto,et al.  On the retention time distribution of dynamic random access memory (DRAM) , 1998 .

[4]  T. Noguchi,et al.  65 nm CMOS technology (CMOS5) with high density embedded memories for broadband microprocessor applications , 2002, Digest. International Electron Devices Meeting,.

[5]  K. Yahashi,et al.  High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique , 2006, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[6]  Takashi Ohsawa,et al.  A 333MHz random cycle DRAM using the floating body cell , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[7]  Akihiro Nitayama,et al.  FBC's Potential of 6F2 Single Cell Operation in Multi-Gbit Memories Confirmed by a Newly Developed Method for Measuring Signal Sense Margin , 2007, 2007 IEEE International Electron Devices Meeting.

[8]  Akihiro Nitayama,et al.  Operation voltage dependence of memory cell characteristics in fully depleted floating-body cell , 2005, IEEE Transactions on Electron Devices.

[9]  Takashi Ohsawa,et al.  An 18.5ns 128MB SOI DRAM with a floating body cell , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[10]  T. Ohsawa,et al.  Floating Body RAM Technology and its Scalability to 32nm Node and Beyond , 2006, 2006 International Electron Devices Meeting.

[11]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Atsushi Sakamoto,et al.  A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..