Compact Modeling of Suspended Gate FET

For the first time, a compact model for suspended gate (SG) FET valid for entire bias range is proposed. The model is capable of simulating both pull-in and pull-out effects, which are the two important phenomena of this device. A novel hybrid numerical simulation approach combining ANSYS Multiphysics and ISE-DESSIS in a self-consistent system is developed. The model is then validated on this numerical device simulation of SGFET. The model shows excellent performance over the entire drain and gate voltage range. The model has been implemented in Verilog-A code and tested on ELDO and Spectre simulators, which makes it useful for circuit simulations using SGFET devices.

[1]  K. Boucart,et al.  Suspended-gate MOSFET: bringing new MEMS functionality into solid-state MOS transistor , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[2]  F. Krummenacher,et al.  Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs , 2007, IEEE Transactions on Electron Devices.

[3]  J. Sallese,et al.  Principles of space-charge based bi-stable MEMS: The junction-MEMS , 2007 .

[4]  R. Howe,et al.  A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  A.M. Ionescu,et al.  Numerical and analytical simulations of suspended gate - FET for ultra-low power inverters , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[6]  Joan Ramon Morante,et al.  Sensing sensibility of surface micromachined suspended gate polysilicon thin film transistors , 2006 .

[7]  A. Villaret,et al.  1T MEMS Memory Based on Suspended Gate MOSFET , 2006, 2006 International Electron Devices Meeting.

[8]  N. Momo,et al.  Three-Dimensional Numerical Analysis of Switching Properties of High-Speed and Nonvolatile Nanoelectromechanical Memory , 2007, IEEE Transactions on Electron Devices.

[9]  Matthias Bucher.  Analytical MOS transistor modelling for analog circuit simulation , 2000 .

[10]  B. Pruvost,et al.  3-D Design and Analysis of Functional NEMS-gate MOSFETs and SETs , 2007, IEEE Transactions on Nanotechnology.

[11]  Matthias Bucher,et al.  Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model , 2003 .

[12]  F. Krummenacher,et al.  Analysis and Modeling of Lateral Non-Uniform Doping in High-Voltage MOSFETs , 2006, 2006 International Electron Devices Meeting.

[13]  Kaustav Banerjee,et al.  Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture , 2002, Proceedings International Symposium on Quality Electronic Design.