High frequency low noise potentialities of down to 65 nm technology nodes MOSFETs
暂无分享,去创建一个
D. Gloria | G. Dambrine | S. Lepilliet | C. Raynaud | G. Pailloncy | B. Martineau | R. Valentin | P. Scheer | F. Danneville | A. Siligaris | E. Bouhana
[1] A. Cappy,et al. Noise modeling and measurement techniques (HEMTs) , 1988 .
[2] Jonghae Kim,et al. A 243-GHz F/sub t/ and 208-GHz F/sub max/, 90-nm SOI CMOS SoC technology with low-power millimeter-wave digital and RF circuit capability , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[3] F. Ellinger. 26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.
[4] Francois Danneville,et al. A new extrinsic equivalent circuit of HEMT's including noise for millimeter-wave circuit design , 1998 .
[5] Hiroshi Iwai,et al. Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS , 2001 .
[6] D.B.M. Klaassen,et al. A record high 150 GHz f/sub max/ realized at 0.18 /spl mu/m gate length in an industrial RF-CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[7] S. Narasimha,et al. High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[8] Jean-Pierre Raskin,et al. Impact of downscaling on high-frequency noise performance of bulk and SOI MOSFETs , 2004 .
[9] J.M. Knecht,et al. High-performance fully-depleted SOI RF CMOS , 2002, IEEE Electron Device Letters.
[10] J.-P. Raskin,et al. Impact of downscaling on high-frequency noise performance of bulk and SOI MOSFETs , 2003, IEEE Transactions on Electron Devices.
[11] M. Sherony,et al. Suitability of Scaled SOI CMOS for High-Frequency Analog Circuits , 2002, 32nd European Solid-State Device Research Conference.
[12] Frank Ellinger. Noise investigations of 90 nm VLSI CMOS technologies for analog integrated circuits at millimeter wave frequencies , 2004 .