Design optimization for isolation in high wiring density packages with high speed SerDes links

This paper discusses design tradeoffs for high speed signal performance in buildup laminate packages with high wiring density. Trace design in die escaping area, PTH vias placement pattern and BGA I/O assignments are analyzed in depth for design optimization through numerous simulations as major areas of high coupling concern and channel performance. Then design suggestions are made at each area for performance and cost optimization and design strategies are developed to achieve the overall required performance as a whole system. Lastly some coupling test results on HSS links are presented to verify the performance of the design

[1]  Tingdong Zhou,et al.  Applications of closed-form wiring escape formulae to a high performance printed wiring board , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[2]  Nanju Na,et al.  Discontinuity impacts and design considerations of high speed differential signals in FC-PBGA packages with high wiring density , 2005, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005..