A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC

The design of a multibit /spl Delta//spl Sigma/ converter is presented. It uses a third-order 4-bit /spl Delta//spl Sigma/ topology with data weighted averaging (DWA) to reduce the linearity requirements of the digital-to-analog converters in the feedback loop. The implementation of the DWA algorithm is optimized to minimize the delay introduced in the feedback loop, resulting in clock frequencies up to 100 MHz. Behavioral models are used to determine several building block specifications. An accurate model is used to analyze the combined effect of the dominant closed loop pole of the operational transconductance amplifier (OTA), the slew rate and the nonzero switch resistance. It is shown that the offset requirements for the quantizer result in a large input capacitance of the quantizer. Therefore scaling of the OTAs, as classically employed in single-bit /spl Delta//spl Sigma/ converters, can no longer be used. For an oversampling ratio of only 24, the converter achieves a signal-to-noise ratio of 95 dB, a signal-to-noise-plus-distortion ratio of 89 dB and an input dynamic range of 97 dB after comb-filtering. The converter is sampled at 60 MHz, resulting in a 2.5 MS/s output rate. It is implemented in a standard 0.65-/spl mu/m CMOS technology, occupies 5.3 mm/sup 2/ and consumes 295 mW from a 5-V power supply. When clocked at 100 MHz with an oversampling ratio of 8, a 12-bit resolution is achieved at an output rate of 12.5 MS/s.

[1]  Bruce A. Wooley,et al.  A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter , 1998 .

[2]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[3]  B. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS , 1997, IEEE J. Solid State Circuits.

[4]  O.J.A.P. Nys,et al.  An analysis of dynamic element matching techniques in sigma-delta modulation , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[5]  W. Sansen,et al.  A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[6]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[7]  M. Steyaert,et al.  Flash A/D specifications for multi-bit /spl Delta//spl Sigma/ A/D converters , 1999 .

[8]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[9]  A. R. Feldman,et al.  A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications , 1998 .

[10]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[11]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .

[12]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[13]  Ángel Rodríguez-Vázquez,et al.  Top-Down Design of High-Performance Sigma-Delta Modulators , 1998 .

[14]  Willy Sansen,et al.  Transient analysis of charge-transfer in SC filters-gain error and distortion , 1987 .

[15]  W. Sansen,et al.  A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[16]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[17]  C. Dru Cabler.  Survey of the State of the Art Analog Front End Circuit Techniques for ADSL , 1999 .

[18]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[19]  Belén Pérez-Verdú,et al.  A 13-bit, 2.2-MS/s, 55-mW multibit cascade /spl Sigma//spl Delta/ modulator in CMOS 0.7-/spl mu/m single-poly technology , 1999 .

[20]  Mark Alexander,et al.  WA 20.6 A 120dB Multi-bit SC Audio DAC with Second-Order Noise Shaping , 2000 .

[21]  G. Temes.  Delta-sigma data converters , 1994 .

[22]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[23]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[24]  Ángel Benito Rodríguez Vázquez,et al.  A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology , 1999 .

[25]  Robert W. Adams,et al.  Design and Implementation of an Audio 18-Bit Analog-to-Digital Converter Using Oversampling Techniques , 1986 .

[26]  Michel Steyaert,et al.  A 12-bit 12.5 MS/s Multi-Bit Delta-Sigma CMOS ADC , 2000 .

[27]  Terri S. Fiez,et al.  Stability analysis of high-order delta-sigma modulation for ADC's , 1994 .

[28]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .