A Coverage-Driven Constraint Random-Based Functional Verification Method of Pipeline Unit

This paper presents a coverage-driven constraint random-based functional verification (CCRFV) method of pipeline unit in a microprocessor. The environment of verification, which is created by means of verification methodology manual (VMM) for SystemVerilog, is reusable and can reduce verification time. The model created by combining classification trees, which can ensure to cover complete coverage and to close the gap from the specification of a test plan to SystemVerilog. Using this environment of verification, we can not only know whether there are bugs in the design under test (DUT) or not, but also can easily locate design errors.

[1]  Todd M. Austin,et al.  Microprocessor Verification via Feedback-Adjusted Markov Models , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Andrew Piziali,et al.  Functional verification coverage measurement and analysis , 2004 .

[3]  Jason Baumgartner,et al.  Functional verification of the POWER4 microprocessor and POWER4 multiprocessor system , 2002, IBM J. Res. Dev..

[4]  B. Bentley.  Validating The Intel Pentium 4 Processor 1 Validating The Intel ® Pentium ® 4 Processor , 2022 .

[5]  Yang Guo,et al.  Coverage Driven Test Generation Framework for RTL Functional Verification , 2007, 2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics.

[6]  Yang Guo,et al.  MA/sup 2/TG: a functional test program generator for microprocessor verification , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[7]  Haiyang Zhou,et al.  A Coverage-Driven Constraint Random-Based Functional Verification Method of Memory Controller , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[8]  Christian B. Spear,et al.  SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .

[9]  Carl Ramey,et al.  Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor-the DEC Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Wolfgang Müller,et al.  Classification Trees for Random Tests and Functional Coverage , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  Bob Bentley,et al.  Validating the Intel(R) Pentium(R) 4 microprocessor , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  Jongshin Shin,et al.  A genetic approach to automatic bias generation for biased random instruction generation , 2001, Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546).

[13]  Jiang Chau Wang,et al.  Comparing two testbench methods for hierarchical functional verification of a bluetooth baseband adaptor , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[14]  R. M. Scott.  ‘Plastics’ , 1952, Commodity Derivatives.

[15]  Eduard Cerny,et al.  Verification Methodology Manual for SystemVerilog , 2005 .