SMOR: design of an optimized 5 × 5 nonblocking optical router for photonic NoCs constructed via silicon microring optical switch

Abstract. During the past few years, the per-chip count of processing cores has increased with the emergence of the multi/many core era to meet the high-performance requirements of on-chip processing cores. However, requirements for larger bandwidth in multi/many processors cannot be fulfilled employing traditional electrical on-chip interconnections. Optical on-chip interconnects provide a substitute to resolve this issue for high-performance computing. Optical routers/switches are one of the key components, which determine the cost and performance of optical networks-on-chip, to realize on-chip communication among cores. We present an optimized design of 5  ×  5 nonblocking optical router using silicon microring-based 2  ×  2 switching elements called as SMOR. The proposed five-port SMOR optical router is constructed using 10 switching elements in unoptimized design, which is further reduced to 8 switching elements via available optimization scheme. Detailed performance analysis of proposed five-port optical router in terms of cross-talk noise, insertion loss, and power consumption is furnished and discussed. In comparison to existing architectures of optical router/switches of same scale, proposed SMOR has achieved up to 68% minimization in a number of switching elements.

[1]  Ting Zhou,et al.  Method to optimize optical switch topology for photonic network-on-chip , 2018 .

[2]  Lin Yang,et al.  Universal method for constructing N-port non-blocking optical router based on 2 × 2 optical switch for photonic networks-on-chip. , 2014, Optics express.

[3]  Ronny Henker,et al.  Survey of Photonic and Plasmonic Interconnect Technologies for Intra-Datacenter and High-Performance Computing Communications , 2018, IEEE Communications Surveys & Tutorials.

[4]  Lei Huang,et al.  Universal method for designing non-blocking multicast-supported on chip optical router , 2016, IEICE Electron. Express.

[5]  Lars Thylén,et al.  Integrated photonics in the 21st century , 2014 .

[6]  Ning Wu,et al.  Review of Photonic and Hybrid On Chip Interconnects for MPSoCs in IoT Paradigm , 2018, 2018 21st Saudi Computer Society National Computer Conference (NCC).

[7]  Reshadi Midia,et al.  FIVE-PORT OPTICAL ROUTER DESIGN BASED ON MACH–ZEHNDER SWITCHES FOR PHOTONIC NETWORKS-ON-CHIP , 2016 .

[8]  Xi Xiao,et al.  Mach-Zehnder-based five-port silicon router for optical interconnects. , 2013, Optics letters.

[9]  Simon D. Hammond,et al.  Optical interconnects for extreme scale computing systems , 2017, Parallel Comput..

[10]  Benjamin G. Lee,et al.  Silicon Photonic Switch Fabrics: Technology and Architecture , 2019, Journal of Lightwave Technology.

[11]  Lian-Kuan Chen,et al.  Optimization of Microring-Based Interconnection by Leveraging the Asymmetric Behaviors of Switching Elements , 2013, Journal of Lightwave Technology.

[12]  Jianfeng Ding,et al.  Five-port silicon optical router based on Mach-Zehnder optical switches for photonic networks-on-chip , 2016 .

[13]  Guijin Wang,et al.  Universal method for crosstalk noise and transmission loss analysis for N-port nonblocking optical router for photonic networks-on-chip , 2016 .

[14]  Minming Geng,et al.  N-port strictly non-blocking optical router based on Mach-Zehnder optical switch for photonic networks-on-chip , 2017 .

[15]  Huaxi Gu,et al.  Waffle: A New Photonic Plasmonic Router for Optical Network on Chip , 2018, IEICE Trans. Inf. Syst..

[16]  Kai Feng,et al.  A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip , 2013, Microprocess. Microsystems.

[17]  Sebastian Werner,et al.  A Survey on Optical Network-on-Chip Architectures , 2017, ACM Comput. Surv..

[18]  Lin Yang,et al.  Rearrangeable-Nonblocking Five-Port Silicon Optical Switch for 2-D-Mesh Network on Chip , 2018, IEEE Photonics Journal.

[19]  Ning Wu,et al.  HoneyComb ROS: A 6 × 6 Non-Blocking Optical Switch with Optimized Reconfiguration for ONoCs , 2019, Electronics.

[20]  郑传涛,et al.  Non-blocking four-port optical router based on thermooptic silicon microrings , 2016 .

[21]  Lin Yang,et al.  Five-port optical router for photonic networks-on-chip. , 2011, Optics express.

[22]  Fang Xu,et al.  Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip , 2008, SPIE OPTO.

[23]  Lei Zhang,et al.  Six-port optical switch for cluster-mesh photonic network-on-chip , 2018 .

[24]  Jiang Xu,et al.  Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip , 2013, IEEE Photonics Technology Letters.

[25]  Andrzej Jajszczyk.  Nonblocking, repackable, and rearrangeable Clos networks: fifty years of the theory evolution , 2003, IEEE Commun. Mag..

[26]  Fen Ge,et al.  RoR: A low insertion loss design of rearrangeable hybrid photonic-plasmonic 6 × 6 non-blocking router for ONoCs , 2019, IEICE Electron. Express.

[27]  Jang-Uk Shin,et al.  N × N polymer matrix switches using thermo-optic total-internal-reflection switch. , 2012, Optics express.

[28]  Yu Zhou,et al.  Nesting ring architecture of multichip optical network on chip for many-core processor systems , 2017 .

[29]  Mehdi Hosseinzadeh,et al.  Mach–Zehnder-based optical router design for photonic networks on chip , 2015 .

[30]  Laurent Schares,et al.  Silicon Photonic Switch Fabrics in Computer Communications Systems , 2015, Journal of Lightwave Technology.

[31]  C. Nuzman,et al.  1100 x 1100 port MEMS-based optical crossconnect with 4-dB maximum loss , 2003, IEEE Photonics Technology Letters.

[32]  P. Dumon,et al.  Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. , 2007, Optics letters.

[33]  Yi Xu,et al.  Silicon Nanophotonics for Future Multicore Architectures: Opportunities and Challenges , 2014, IEEE Design & Test.

[34]  Lin Yang,et al.  A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip , 2012, Journal of Lightwave Technology.

[35]  Lin Yang,et al.  Five-Port Optical Router Based on Silicon Microring Optical Switches for Photonic Networks-on-Chip , 2016, IEEE Photonics Technology Letters.

[36]  Ning Wu,et al.  An Algorithmic Framework to Construct Optical Switch via Scaling From N-to-2N Ports for Optical Network on Chip , 2019, IEEE Access.

[37]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.