Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers

The effect of a triple metal-gate (TMG) on the performance and on the ambipolar current in a TMG vertical tunnel field-effect transistor with triple metal-gate (TMG-TFET) is investigated using technology computer-aided design simulation. The TMG-TFET is designed to tackle the performance as well as the ambipolar current, simultaneously, by modulating the TMG parameters-the work function of the TMG and/or the length of each MG-that have critical impacts on the energyband diagrams of the channel region. The tempered on-/offcurrent ratio of 108 and the steep average subthreshold slope of 43.5 mV/decade at a power supply voltage of 0.5 V are ascribed to the formation of an energy barrier in the channel by the optimal device parameters. It is found that two main flaws in a conventional (single-material gate) TFET, which are the degraded on-state current and the ambipolar current, can be successfully controlled by adjusting the TMG structure.

[1]  Antonio Gnudi,et al.  TFET Inverters With n-/p-Devices on the Same Technology Platform for Low-Voltage/Low-Power Applications , 2014, IEEE Transactions on Electron Devices.

[2]  Diederik Verkest,et al.  Vertical GAAFETs for the Ultimate CMOS Scaling , 2015, IEEE Transactions on Electron Devices.

[3]  David Cavalheiro,et al.  Pespectives of TFET devices in ultra-low power charge pumps for thermo-electric energy sources , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  A Pseudo-2-D-Analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET , 2014, IEEE Transactions on Electron Devices.

[5]  E. Kane.  Theory of Tunneling , 1961 .

[6]  K. Bourdelle,et al.  Fabrication of compressively-strained GeOI substrates using the Smart CutTM technology , 2009, 2009 IEEE International SOI Conference.

[7]  M. J. Kumar,et al.  Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain , 2014, IEEE Journal of the Electron Devices Society.

[8]  Gate-all-around Si nanowire array tunnelling FETs with high on-current of 75 µA/µm @ VDD=1.1V , 2013, 2013 14th International Conference on Ultimate Integration on Silicon (ULIS).

[9]  Jinyu Zhang,et al.  Compact modeling for gate-all-around nanowire tunneling FETs (GAA NW-tFETs) , 2012, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology.

[10]  Leonid V. Keldysh.  Behavior of Non-metallic Crystals in Strong Electric Fields , 1958 .

[11]  K. Kao,et al.  Direct and Indirect Band-to-Band Tunneling in Germanium-Based TFETs , 2012, IEEE Transactions on Electron Devices.

[12]  C. Hu,et al.  Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.

[13]  New semiconductor hetero-substrates for high temperature applications using the Smart-Cut(R) technology , 1999, HITEN 99. Third European Conference on High Temperature Electronics. (IEEE Cat. No.99EX372).

[14]  R. Rooyackers,et al.  Diameter-dependent boron diffusion in silicon nanowire-based transistors , 2013 .

[15]  Woo Young Choi,et al.  Ambipolarity Factor of Tunneling Field-Effect Transistors (TFETs) , 2011 .

[16]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[17]  J. Knoch,et al.  Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices , 2007 .

[18]  B. Ghosh,et al.  High-k double gate junctionless tunnel FET with a tunable bandgap , 2015 .

[19]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .