论文信息 - Interface traps and oxide traps under NBTI and PBTI in advanced CMOS technology with a 2nm gate-oxide

Interface traps and oxide traps under NBTI and PBTI in advanced CMOS technology with a 2nm gate-oxide

This work gives an insight of the degradation mechanisms during negative and positive bias temperature instability in advanced CMOS technology with a 2nm gate-oxide. We focus on generated interface traps and oxide traps to distinguish their dependencies and effects on usual transistor parameters. NBTI and PBTI in NMOS and PMOS have been compared a possible explanation for all configurations has been suggested. Relaxation and temperature effects under NBTI were also investigated showing different behaviors of the two components of threshold voltage shift, i.e. the interface traps and the oxide traps.

[1] M. Aoki,et al. Hole-induced 1/f noise increase in MOS transistors , 1996, IEEE Electron Device Letters.

[2] Didier Goguenheim,et al. New insights on the electronic properties of the trivalent silicon defects at oxidized 〈100〉 silicon surfaces , 1990 .

[3] N. Shiono,et al. Threshold-voltage instability of n-channel MOSFET's under bias-temperature aging , 1982, IEEE Transactions on Electron Devices.

[4] G. Groeseneken,et al. A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[5] M. Dutoit,et al. Random telegraph signals in deep submicron n-MOSFET's , 1994 .

[6] O. Flament,et al. Radiation-induced interface traps in hardened MOS transistors: an improved charge-pumping study , 1996 .

[7] William Eccleston,et al. Positive bias temperature instability in MOSFETs , 1998 .

[8] Masakazu Shimaya,et al. Impact of Negative-Bias Temperature Instability on the Lifetime of Single-Gate CMOS Structures with Ultrathin (4?6 nm) Gate Oxides , 1996 .