Long wires and asynchronous control

As integrated circuit technologies get smaller, circuit and architectural trends make transmitting data across long on-chip wires increasingly important yet increasingly expensive in both latency and throughput. Inserting repeaters can reduce latency by breaking up long wires with gain stages but offers only limited throughput improvement, while breaking long wires with clocked latches improves latency and throughput but requires generating fast local clocks. In contrast, asynchronous handshaking over long wires can improve both latency and bandwidth with lower control overhead. We introduce simple latency models that relate best stage separation to technology parameters. In addition, the transactional nature of handshaking presents a fundamental limitation on throughput exacerbated by long wires. We present twin request/acknowledge control scheme that overcomes this throughput cost.

[1]  Acknowledgments , 2006, Molecular and Cellular Endocrinology.

[2]  Mark Horowitz,et al.  Timing Models for MOS Circuits , 1983 .

[3]  M. Horowitz,et al.  Efficient on-chip global interconnects , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[4]  V. Strumpen,et al.  A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[6]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[7]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[8]  William J. Dally,et al.  Smart Memories: a modular reconfigurable architecture , 2000, ISCA '00.

[9]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[10]  Jo C. Ebergen,et al.  Transistor sizing: how to control the speed and energy consumption of a circuit , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[11]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[12]  N. Ranganathan,et al.  A wire-delay scalable microprocessor architecture for high performance systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..