Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits

This paper describes a linear programming (LP) problem formulation applicable to the static-timing analysis of large scale synchronous circuits with level-sensitive latches. Specifically, an LP formulation for the clock period minimization problem is developed. In order to minimize the clock period of level-sensitive circuits, the simultaneous effects of time borrowing and nonzero clock skew scheduling are considered. The clock period minimization problem is formulated for both single-phase and multi-phase clocking schemes. The ISCAS'89 benchmark circuits are used to derive experimental results. LP minimization problems for these benchmark circuits are generated using the modified big M (MBM) method and the generated problems are solved using the industrial LP solver CPLEX . The experimental results demonstrate up to 63% improvements in minimum clock period compared to flip-flop based circuits with zero clock skew.

[1]  Narendra V. Shenoy,et al.  Verifying clock schedules , 1992, ICCAD 1992.

[2]  John P. Fishburn,et al.  Clock Skew Optimization , 1990, IEEE Trans. Computers.

[3]  David Harris,et al.  Timing Analysis with Clock Skew , 1999 .

[4]  T. G. Szymanski,et al.  Verifying clock schedules , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Donald L. Simon,et al.  Data structures in C , 1995 .

[6]  A.M. Davis,et al.  Microelectronic circuits , 1983, Proceedings of the IEEE.

[7]  T. N. Mudge,et al.  Identification of critical paths in circuits with level-sensitive latches , 1995, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[8]  Eric R. Zieyel.  Operations research : applications and algorithms , 1988 .

[9]  Thomas G. Szymanski,et al.  Computing optimal clock schedules , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  William H. Ford,et al.  Data Structures With C , 1996 .

[11]  Shu-Cherng Fang,et al.  Linear Optimization and Extensions: Theory and Algorithms , 1993 .

[12]  Chak-Kuen Wong,et al.  A timing analysis algorithm for circuits with level-sensitive latches , 1994, ICCAD '94.

[13]  Douglas A. Pucknell,et al.  Basic VLSI Design , 1987 .

[14]  Hai Zhou,et al.  Clock schedule verification with crosstalk , 2002, TAU '02.

[15]  Trevor N. Mudge,et al.  Critical paths in circuits with level-sensitive latches , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Trevor N. Mudge,et al.  CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[17]  Baris Taskin,et al.  Linearization of The Timing Analysis and Optimization of Level-Sensitive Circuits , 2003 .

[18]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[19]  R. K. Brayton,et al.  Graph algorithms for clock schedule optimization , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[20]  John A. Ludwig,et al.  Analyzing cycle stealing on synchronous circuits with level-sensitive latches , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[21]  Michel Dagenais,et al.  On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Carl Ebeling,et al.  Optimal retiming of level-clocked circuits using symmetric clock schedules , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Baris Taskin,et al.  Timing Optimization Through Clock Skew Scheduling , 2000 .

[24]  Baris Taskin,et al.  Linear timing analysis of SOC synchronous circuits with level-sensitive latches , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[25]  Eby G. Friedman.  Clock distribution networks in VLSI circuits and systems , 1995 .

[26]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[27]  Bjarne Stroustrup,et al.  C++ Programming Language , 1986, IEEE Softw..

[28]  John P. Uyemura.  Introduction to VLSI Circuits and Systems , 2001 .

[29]  A. Sedra.  Microelectronic circuits , 1982 .

[30]  Eby G. Friedman,et al.  A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).