Modeling of temperature variations in MOSFET mismatch for circuit simulations
暂无分享,去创建一个
[1] Kiyoo Itoh,et al. Supply voltage scaling for temperature insensitive CMOS circuit operation , 1998 .
[2] R. Heald,et al. Variability in sub-100nm SRAM designs , 2004, ICCAD 2004.
[3] Ping Wang,et al. Variability in sub-100nm SRAM designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[4] Mohammed Ismail,et al. Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .
[5] Yuhua Cheng,et al. MOSFET Modeling and Bsim3 User's Guide , 1999 .
[6] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[7] D. K. Schroder,et al. INTEGRATED CIRCUIT DEVICE MISMATCH MODELING AND CHARACTERIZATION FOR ANALOG CIRCUIT DESIGN by , 1999 .
[8] Alan Mathewson,et al. Optimizing MOS transistor mismatch , 1998, IEEE J. Solid State Circuits.
[9] Ruo He Yao,et al. Low-voltage constant-gm rail-to-rail CMOS operational amplifier input stage , 2008 .
[10] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .