A double snapback SCR ESD protection scheme for 28 nm CMOS process
暂无分享,去创建一个
Xiang Li | Juin J. Liou | Tao Hu | Shurong Dong | Hao Jin | Hei Wong | Zekun Xu
[1] Ming-Dou Ker,et al. Low-Leakage and Low-Trigger-Voltage SCR Device for ESD Protection in 28-nm High- $k$ Metal Gate CMOS Process , 2016, IEEE Electron Device Letters.
[2] Chun-Yu Lin,et al. Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High- $k$ /Metal Gate CMOS Process , 2015, IEEE Transactions on Electron Devices.
[3] Koen G. Verhaege,et al. High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.
[4] Juin J. Liou,et al. Breakdown voltage of ultrathin dielectric film subject to electrostatic discharge stress , 2011 .
[5] Yang Wang,et al. Robust dual-direction SCR with low trigger voltage, tunable holding voltage for high-voltage ESD protection , 2015, Microelectron. Reliab..
[6] J.J. Liou,et al. Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies , 2005, IEEE Transactions on Electron Devices.
[7] Sirui Luo,et al. In Situ ESD Protection Structure for Variable Operating Voltage Interface Applications in 28-nm CMOS Process , 2014, IEEE Transactions on Device and Materials Reliability.
[8] Anup K. Ghosh,et al. Structural and optical properties of sol-gel derived nanocrystalline Fe-doped ZnO , 2011 .
[9] Juin J. Liou,et al. Optimized pMOS-Triggered Bidirectional SCR for Low-Voltage ESD Protection Applications , 2014, IEEE Transactions on Electron Devices.
[10] Yan Han,et al. Very small snapback silicon-controlled rectifier for electrostatic discharge protection in 28 nm processing , 2016, Microelectron. Reliab..
[11] Javier A. Salcedo,et al. Monolithic ESD protection for distributed high speed applications in 28-nm CMOS technology , 2014, 2014 IEEE International Reliability Physics Symposium.
[12] Guido Notermans,et al. Using an SCR as ESD protection without latch-up danger , 1997 .
[13] T. Polgreen,et al. A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.
[14] Chun-Yu Lin,et al. Study on the ESD-induced gate-oxide breakdown and the protection solution in 28nm high-k metal-gate CMOS technology , 2015, 2015 IEEE Nanotechnology Materials and Devices Conference (NMDC).