On the distribution of fault coverage and test length in random testing of combinational circuits

Models for the process of testing faults in combinational circuits under both random and pseudorandom tests are proposed. Based on these models, the probability distribution function (PDF) of fault coverage is derived. By using an important relationship between the PDF of fault coverage and that of test length, an expression is derived for the PDF of test length. These analytical results allow expressions to be obtained for expected values of fault coverage and test length, and other important statistics not obtained by existing techniques. Empirical results validating these models for fault coverage analysis are presented from experiments with several circuits. Techniques for estimation of necessary parameters, based on both statistical and probabilistic models, are proposed. These techniques, combined with the theoretical results, define a comprehensive methodology for random testability prediction of combinational circuits.<<ETX>>

[1]  Amitava Majumdar,et al.  Test efficiency analysis of random self-test of sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Prabhakar Goel Test generation costs analysis and projections , 1980, DAC '80.

[3]  G. Pólya,et al.  Eine Wahrscheinlichkeitsaufgabe in der Kundenwerbung , 1930 .

[4]  Cornetto Test , 2020, ACM Transactions on Algorithms.

[5]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[6]  Melvin A. Breuer,et al.  Detectability of CMOS stuck-open faults using random and pseudorandom test sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Jacob Savir,et al.  On Random Pattern Test Length , 1984, IEEE Transactions on Computers.

[8]  Thomas Williams,et al.  Test Length in a Self-Testing Environment , 1985, IEEE Design & Test of Computers.

[9]  Gary S. Ditlow,et al.  Random Pattern Testability , 1984, IEEE Transactions on Computers.

[10]  Vishwani D. Agrawal,et al.  STAFAN: An Alternative to Fault Simulation , 1984, 21st Design Automation Conference Proceedings.

[11]  F. Brglez,et al.  On testability of combinational networks , 1984 .