论文信息 - Design space exploration of present implementations for FPGAS

Design space exploration of present implementations for FPGAS

In this paper we investigate the performance of the block cipher PRESENT on FPGAs. We provide implementation results of an efficiency (i.e. throughput per slice) optimized design and compare them with other block ciphers. Though PRESENT was originally designed with a minimal hardware footprint in mind, our results also highlight that PRESENT is well suited for high-speed and high-throughput applications. Especially its hardware efficiency, i.e. the throughput per slice, is noteworthy.

[1] Meiqin Wang,et al. Differential Cryptanalysis of Reduced-Round PRESENT , 2008, AFRICACRYPT.

[2] Jean-Jacques Quisquater,et al. FPGA Implementations of the ICEBERG Block Cipher , 2005, ITCC.

[3] Christof Paar,et al. Ultra-Lightweight Implementations for Smart Devices - Security for 1000 Gate Equivalents , 2008, CARDIS.

[4] Jean-Didier Legat,et al. Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[5] Jean-Jacques Quisquater,et al. Implementation of the AES-128 on Virtex-5 FPGAs , 2008, AFRICACRYPT.

[6] Kris Gaj,et al. Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.

[7] Patrick Schaumont,et al. Energy and Performance Evaluation of an FPGA-Based SoC Platform with AES and PRESENT Coprocessors , 2008, SAMOS.

[8] Andrey Bogdanov,et al. PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.

[9] Tim Good,et al. AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[10] F.-X. Standaert,et al. FPGA Implementation(s) of a Scalable Encryption Algorithm , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11] Johann Großschädl,et al. Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography , 2008, CHES.