Asynchronous vs. Synchronous Design of RSA

Asynchronous designs have the potential to be robust with respect to changes in the physical environment. They also appear to consume less power and provide better performance compared to their synchronous counterparts. In this work, synchronous and asynchronous implementations of the modular multiplication that is the major part of the RSA algorithm is presented at the transistor level. Total currents and transistor counts are reported and compared.

[1]  C. D. Walter,et al.  Systolic Modular Multiplication , 1993, IEEE Trans. Computers.

[2]  Ad M. G. Peeters,et al.  Applying asynchronous circuits in contactless smart cards , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[3]  Alain J. Martin.  Synthesis of Asynchronous VLSI Circuits , 1991 .

[4]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[5]  Cheng-Wen Wu,et al.  A systolic RSA public key cryptosystem , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Kaya Ko,et al.  RSA Hardware Implementation , 1995 .

[7]  Wilm E. Donath,et al.  Hardware implementation , 1968, AFIPS '68 (Fall, part II).

[8]  Rix Groenboom,et al.  ASYNCHRONOUS DESIGN METHODOLOGIES , 1993 .