Spacer Removal Technique for Boosting Strain in n-Channel FinFETs With Silicon-Carbon Source and Drain Stressors

A novel and low-cost spacer removal technique proved successful in further enhancing the IDsat performance of already strained n-channel trigate FinFETs with SiC source and drain (S/D) stressors. This extra enhancement is attributed to increased longitudinal tensile channel stress as a result of increased stress coupling efficiency from the SiC S/D stressors to the channel. The electrical results also establish that this extra enhancement will become even more significant as physical gate lengths are scaled down.

[1]  Yee-Chia Yeo,et al.  Enhancing CMOS transistor performance using lattice-mismatched materials in source/drain regions , 2006, 2006 International SiGe Technology and Device Meeting.

[2]  Charles S. Smith.  Piezoresistance Effect in Germanium and Silicon , 1954 .

[3]  R. Rooyackers,et al.  25% drive current improvement for p-type multiple gate FET (MuGFET) devices by the introduction of recessed Si/sub 0.8/Ge/sub 0.2/ in the source and drain regions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[4]  Y. Kanda,et al.  A graphical representation of the piezoresistance coefficients in silicon , 1982, IEEE Transactions on Electron Devices.

[5]  B. Ghyselen,et al.  Performance Enhancement of MUGFET Devices Using Super Critical Strained-SOI (SC-SSOI) and CESL , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[6]  A. De Keersgieter,et al.  Layout impact on the performance of a locally strained PMOSFET , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  G. Dewey,et al.  Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[8]  Y. Yeo.  Enhancing CMOS Transistor Performance Using Lattice-Mismatched Materials in Source/Drain Regions , 2006 .

[9]  Yee-Chia Yeo,et al.  Strained N-Channel FinFETs with 25 nm Gate Length and Silicon-Carbon Source/Drain Regions for Performance Enhancement , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[10]  E. Sleeckx,et al.  Performance improvement of tall triple gate devices with strained SiN layers , 2005, IEEE Electron Device Letters.